### FAIRCHILD

SEMICONDUCTOR

## 74F574 Octal D-Type Flip-Flop with 3-STATE Outputs

### **General Description**

The 74F574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable ( $\overline{\text{OE}}$ ). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

This device is functionally identical to the 74F374 except for the pinouts.

### Features

Inputs and outputs on opposite sides of package allowing easy interface with microprocessors

April 1988


Revised October 2000

- Useful as input or output port for microprocessors
- Functionally identical to 74F374
- 3-STATE outputs for bus-oriented applications

### **Ordering Code:**

Order Number	Package Number	Package Description
74F574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	/ by appending the suffix letter "X" to the ordering code.

### **Logic Symbols**



### **Connection Diagram**

		1 7	_	
ŌĒ —	1	$\bigcirc$	20	-v <sub>cc</sub>
D <sub>0</sub> —	2		19	-0 <sub>0</sub>
D <sub>1</sub> -	3		18	-0 <sub>1</sub>
D <sub>2</sub> -	4		17	-0 <sub>2</sub>
D3 -	5		16	-0 <sub>3</sub>
D4 —	6		15	—0 <sub>4</sub>
D <sub>5</sub> —	7		14	-0 <sub>5</sub>
D <sub>6</sub> -	8		13	-0 <sub>6</sub>
D7 -	9		12	- 0 <sub>7</sub>
GND —	10		11	— СР
I				

### © 2000 Fairchild Semiconductor Corporation DS009567

# 74F574

### **Unit Loading/Fan Out**

Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 μA/–0.6 mA
D <sub>0</sub> –D <sub>7</sub> CP	Clock Pulse Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA
OE	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA
O <sub>0</sub> -O <sub>7</sub>	3-STATE Outputs	150/40 (33.3)	–3 mA/24 mA (20 mA)

### **Functional Description**

The 74F574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable  $(\overline{OE})$  LOW, the contents of the eight flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the flipflops.


### **Function Table**

I	nputs		Internal	Outputs	Function
OE	СР	D	Q	0	Function
Н	Н	L	NC	Z	Hold
н	н	н	NC	Z	Hold
н	~	L	L	Z	Load
н	~	н	н	Z	Load
L	~	L	L	L	Data Available
L	~	н	н	н	Data Available
L	н	L	NC	NC	No Change in Data
L	H	Н	NC	NC	No Change in Data

H = HIGH Voltage Level L = LOW Voltage Level



 $\begin{aligned} & Z = \text{LOW Voltage Level} \\ & X = \text{Immaterial} \\ & Z = \text{High Impedance} \\ & \checkmark = \text{LOW-to-HIGH Transition} \\ & \text{NC} = \text{No Change} \end{aligned}$ 



### Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V<sub>CC</sub> Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with V<sub>CC</sub> = 0V) Standard Output 3-STATE Output Current Applied to Output -65°C to +150°C -55°C to +125°C -55°C to +150°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

–0.5V to V<sub>CC</sub>

-0.5V to +5.5V

## Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

74F574

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

in LOW State (Max)	twice the rated $I_{OL}$ (mA)

**DC Electrical Characteristics** 

Symbol	Parameter		Min	Тур	Max	Units	V <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5					I <sub>OH</sub> = -1 mA	
	Voltage	10% V <sub>CC</sub>	2.4			v	Min	$I_{OH} = -3 \text{ mA}$	
		5% V <sub>CC</sub>	2.7			v	IVIIN	$I_{OH} = -1 \text{ mA}$	
		5% V <sub>CC</sub>	2.7					$I_{OH} = -3 \text{ mA}$	
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	1 - 24 mA	
	Voltage				0.5	v	IVIIII	I <sub>OL</sub> = 24 mA	
I <sub>IH</sub>	Input HIGH				5.0	μA	Max	V <sub>IN</sub> = 2.7V	
	Current				5.0	μΛ	IVIAA	v <sub>IN</sub> - 2.7 v	
I <sub>BVI</sub>	Input HIGH Current				7.0	μA	Max	V <sub>IN</sub> = 7.0V	
	Breakdown Test				7.0	μΛ	IVIAA	v <sub>IN</sub> = 7.0v	
ICEX	Output HIGH				50	μA	Мох	Мах	$V_{OUT} = V_{CC}$
	Leakage Current				50	μΛ	IVIAA	VOUT - VCC	
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA	
	Test		4.75			v	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage				3.75	μA	0.0	V <sub>IOD</sub> = 150 mV	
	Circuit Current				5.75	μΛ	0.0	All Other Pins Grounded	
IIL	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V	
I <sub>OZH</sub>	Output Leakage Current				50	μΑ	Max	V <sub>OUT</sub> = 2.7V	
I <sub>OZL</sub>	Output Leakage Current				-50	μA	Max	$V_{OUT} = 0.5V$	
I <sub>OS</sub>	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>ZZ</sub>	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = 5.25V$	
I <sub>CCZ</sub>	Power Supply Current			55	86	mA	Max	V <sub>O</sub> = HIGH Z	

Symbol	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V		Units
Gymbol	i alameter		$C_L = 50 \text{ pF}$			$C_L = 50 \ pF$		$C_L = 50 \ pF$	
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100			60		70		MH
t <sub>PLH</sub>	Propagation Delay	2.5	5.3	8.5	2.5	9.5	2.5	8.5	-
t <sub>PHL</sub>	CP to O <sub>n</sub>	2.5	5.3	8.5	2.5	9.5	2.5	8.5	ns
t <sub>PZH</sub>	Output Enable Time	3.0	5.5	9.0	2.5	10.5	2.5	10.0	
t <sub>PZL</sub>		3.0	6.0	9.0	2.5	10.5	2.5	10.0	-
t <sub>PHZ</sub>	Output Disable Time	1.5	3.3	5.5	1.5	7.0	1.5	6.5	ns
t <sub>PLZ</sub>		1.5	2.8	5.5	1.5	7.0	1.5	6.5	1

## AC Operating Requirements

		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		Units
Symbol	Parameter							
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Set-up Time, HIGH or LOW	2.5		3.0		2.5		
t <sub>S</sub> (L)	D <sub>n</sub> to CP	2.0		2.5		2.0		-
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		ns
t <sub>H</sub> (L)	D <sub>n</sub> to CP	2.0		2.0		2.0		
t <sub>W</sub> (H)	CP Pulse Width	5.0		5.0		5.0		20
t <sub>W</sub> (L)	HIGH or LOW	5.0		5.0		5.0		ns

