74F299 Octal Universal Shift/Storage Register

### 74F299 **Octal Universal Shift/Storage Register** with Common Parallel I/O Pins

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The 74F299 is an 8-bit universal shift/storage register with 3-STATE outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs,  $\mathsf{Q}_0\text{-}\mathsf{Q}_7,$  are provided to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.


#### **Features**

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: shift left, shift right, load and store
- 3-STATE outputs for bus-oriented applications
- Guaranteed 4000V minimum ESD protection

#### **Ordering Code:**

Order Number	Package Number	Package Description
74F299SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F299SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F299PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



#### **Connection Diagram**

s <sub>0</sub> -		20	-v <sub>cc</sub>
OE <sub>1</sub> -	2	19	— s <sub>1</sub>
0E2-	3	18	— DS <sub>7</sub>
1/0 <sub>6</sub> -	4	17	-Q7
1/0 <sub>4</sub> -	5	16	-1/0 <sub>7</sub>
1/02-	6	15	-1/0 <sub>5</sub>
1/0 <sub>0</sub> -	7	14	-1/03
۹ <sub>0</sub> —	8	13	-1/0 <sub>1</sub>
MR —	9	12	— СР
GND —	10	11	-DS0

© 2000 Fairchild Semiconductor Corporation DS009515

74F299

#### **Unit Loading/Fan Out**

Dia Namas	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>
Pin Names	Description	HIGH/LOW	Ουτρυτ Ι <sub>OH</sub> /I <sub>OL</sub> 20 μA/-0.6 mA   70 μA/-0.65 mA   -3 mA/24 mA (20 mA)
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA
DS <sub>0</sub>	Serial Data Input for Right Shift	1.0/1.0	20 µA/–0.6 mA
DS <sub>7</sub>	Serial Data Input for Left Shift	1.0/1.0	20 µA/–0.6 mA
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs	1.0/2.0	20 μA/–1.2 mA
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs (Active LOW)	1.0/1.0	20 μA/–0.6 mA
I/O <sub>0</sub> –I/O <sub>7</sub>	Parallel Data Inputs or	3.5/1.083	70 μA/–0.65 mA
	3-STATE Parallel Outputs	150/40(33.3)	–3 mA/24 mA (20 mA)
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs	50/33.3	–1 mA/20 mA

#### **Functional Description**

The 74F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S<sub>0</sub> and S<sub>1</sub>, as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q<sub>0</sub> and Q<sub>7</sub> are also brought out on other pins for expansion in serial shifting of longer words.


A LOW signal on  $\overline{\text{MR}}$  overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either  $\overline{\text{OE}}_1$  or  $\overline{\text{OE}}_2$  disables the 3-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-STATE outputs are also disabled by HIGH signals on both S\_0 and S\_1 in preparation for a parallel load operation.

#### **Mode Select Table**

	Inputs				Bespense					
	MR	S <sub>1</sub>	S <sub>0</sub>	СР	Response					
	L	Х	Х	Х	Asynchronous Reset; $Q_0-Q_7 = LOW$					
	Н	Н	Н	~	Parallel Load; I/ $O_n \rightarrow Q_n$					
	н	L	Н		Shift Right; $DS_0 \rightarrow Q_0$ , $Q_0 \rightarrow Q_1$ , etc.					
	Н	н	L	~	Shift Left; $DS_7 \rightarrow Q_7$ , $Q_7 \rightarrow Q_6$ , etc.					
	н	L	L	Х	Hold					
L = X =	H L L X Hold H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial $\sim$ = LOW-to-HIGH Clock Transition									

#### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
ESD Last Passing Voltage (Min)	4000V
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	
Current Applied to Output	-0.5V to +5.5V
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F299

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

# DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	Vcc	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5					$I_{OH} = -1 \text{ mA} (Q_0, Q_7, I/O_n)$
	Voltage	10% V <sub>CC</sub>	2.4			v	Min	$I_{OH} = -3 \text{ mA} (I/O_n)$
		$5\% V_{CC}$	2.7			v	IVIITI	$I_{OH} = -1 \text{ mA} (Q_0, Q_7, I/O_n)$
		$5\% V_{CC}$	2.7					$I_{OH} = -3 \text{ mA} (I/O_n)$
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	v	Min	I <sub>OL</sub> = 20 mA (Q <sub>0</sub> , Q <sub>7</sub> )
	Voltage	10% V <sub>CC</sub>			0.5	v	IVIITI	$I_{OL} = 24 \text{ mA} (I/O_n)$
I <sub>IH</sub>	Input HIGH				5.0		Ман	V <sub>IN</sub> = 2.7V (CP, DS <sub>0</sub> , DS <sub>7</sub> , S <sub>0</sub> , S <sub>1</sub> ,
	Current				5.0	μA	Max	$\overline{\text{MR}}, \overline{\text{OE}}_1, \overline{\text{OE}}_2)$
I <sub>BVI</sub>	Input HIGH Current				7.0	μA	Max	V <sub>IN</sub> = 7.0V (CP, DS <sub>0</sub> , DS <sub>7</sub> , S <sub>0</sub> , S <sub>1</sub> ,
	Breakdown Test				7.0	μΛ	IVIAA	$\overline{\text{MR}}, \overline{\text{OE}}_1, \overline{\text{OE}}_2)$
I <sub>BVIT</sub>	Input HIGH Current				0.5	mA	Max	V <sub>IN</sub> = 5.5V (I/O <sub>n</sub> )
	Breakdown Test (I/O)				0.5	IIIA	IVIAX	$V_{\rm IN} = 0.5 V (0.0 {\rm m})$
I <sub>CEX</sub>	Output HIGH				50	μA	Мах	$V_{OUT} = V_{CC}$
	Leakage Current				50	μΛ	IVIAA	VOUT - VCC
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \ \mu A$
	Test		4.75			v	0.0	All Other Pins Grounded
I <sub>OD</sub>	Output Leakage			3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$	
	Circuit Current				5.75	μΛ	0.0	All Other Pins Grounded
۱ <sub>L</sub>	Input LOW Current				-0.6			$V_{IN} = 0.5V (CP, DS_0, DS_7, \overline{MR}, \overline{OE}_1, \overline{OE}_1)$
					-1.2	mA	Max	$V_{IN} = 0.5V (S_0, S_1)$
I <sub>IH</sub> +	Output Leakage				70		Ман	$V_{1/0} = 2.7V (I/O_{n})$
I <sub>OZH</sub>	Current				70	μA	Max	$v_{I/O} = 2.7 v (I/O_n)$
I <sub>IL</sub> +	Output Leakage				050		Мах	
I <sub>OZL</sub>	Current				-650	μA	wax	$V_{I/O} = 0.5V (I/O_n)$
I <sub>OS</sub>	Output Short-Circuit Curren	t	-60		-150	mA	Max	$V_{OUT} = 0V$
I <sub>ZZ</sub>	Bus Drainage Test				500	μA	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCH</sub>	Power Supply Current			68	95	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			68	95	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current			68	95	mA	Max	$V_{\Omega} = HIGH Z$

		T <sub>A</sub> = +25°C			$T_A = -55^{\circ}C$	C to +125°C	T <sub>A</sub> = 0 to +70°C			
0	Demonstra		$V_{CC} = 5.0V$		V <sub>CC</sub> :	= 5.0V	V <sub>CC</sub> =	= <b>5.0V</b>		
Symbol	Parameter		C <sub>L</sub> = 50 pF			50 pF	$C_L = 50 \ pF$		Units	
		Min	Тур	Max	Min	Max	Min	Max		
f <sub>MAX</sub>	Maximum Input Frequency	70	100		85		70		MHz	
t <sub>PLH</sub>	Propagation Delay	4.0	7.0	8.0	4.0	9.0	4.0	8.5		
t <sub>PHL</sub>	CP to Q <sub>0</sub> or Q <sub>7</sub>	4.5	6.5	8.0	4.5	9.5	4.5	8.5		
t <sub>PLH</sub>	Propagation Delay	3.5	7.0	9.0	3.5	10.0	3.5	10.0	ns	
t <sub>PHL</sub>	CP to I/O <sub>n</sub>	4.0	8.5	9.0	4.0	11.0	4.0	10.0		
t <sub>PHL</sub>	Propagation Delay	5.5	7.5	9.5	5.5	12.5	5.5	10.5		
	MR to Q <sub>0</sub> or Q <sub>7</sub>	5.5	7.5	9.5	5.5	12.5	5.5	10.5		
t <sub>PHL</sub>	Propagation Delay	5.5	11.0	10.0	5.5	12.0	5.5	10.5	ns	
	MR to I/On	5.5	11.0	10.0	5.5	12.0	5.5	10.5		
t <sub>PZH</sub>	Output Enable Time	3.5	6.0	8.0	3.0	9.5	3.5	9.0		
t <sub>PZL</sub>	OE to I/On	4.0	7.0	10.0	4.0	13.0	4.0	11.0		
t <sub>PHZ</sub>	Output Disable Time	2.0	4.5	6.0	1.5	7.0	2.0	7.0	ns	
t <sub>PLZ</sub>	OE to I/On	1.0	4.0	5.5	1.0	6.5	1.0	6.5		
t <sub>PZH</sub>	Output Enable Time	3.5		9.0	3.0	10.5	3.5	10.0	ns	
t <sub>PZL</sub>	S <sub>n</sub> to I/O <sub>n</sub>	4.0		10.0	4.0	13.0	4.0	11.0	IIS	
t <sub>PHZ</sub>	Output Disable Time	2.5		6.0	1.5	7.0	2.5	7.0	ns	
t <sub>PLZ</sub>	S <sub>n</sub> to I/O <sub>n</sub>	1.5		5.5	1.0	6.5	1.5	6.5	115	

## AC Operating Requirements

		<b>T</b> <sub>A</sub> =	+25°C	$T_A = -55^{\circ}C$	C to +125°C	T <sub>A</sub> = 0 to +70°C V <sub>CC</sub> = 5.0V		Units
Symbol	Parameter	V <sub>CC</sub>	= <b>5.0V</b>	V <sub>CC</sub>	= <b>5.0V</b>			
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	8.5		10.0		8.5		
t <sub>S</sub> (L)	S <sub>0</sub> or S <sub>1</sub> to CP	8.5		7.5		8.5		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		0		115
t <sub>H</sub> (L)	S <sub>0</sub> or S <sub>1</sub> to CP	0		0		0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	5.0		5.0		5.0		
t <sub>S</sub> (L)	I/On, DS0 or DS7 to CP	5.0		5.0		5.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		115
t <sub>H</sub> (L)	I/O <sub>n</sub> , DS <sub>0</sub> or DS <sub>7</sub> to CP	2.0		2.0		2.0		
t <sub>W</sub> (H)	CP Pulse Width	5.0		5.0		5.0		ns
t <sub>W</sub> (L)	HIGH or LOW	5.0		5.0		5.0		115
t <sub>W</sub> (L)	MR Pulse Width, LOW	5.0		6.0		5.0		ns
t <sub>REC</sub>	Recovery Time, MR to CP	7.0		12.0		7.0		ns

