SEMICONDUCTOR

74F273 Octal D-Type Flip-Flop

General Description

The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ($\overline{\text{MR}}$) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The

Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Features

Ideal buffer for MOS microprocessor or memory

April 1988

Revised September 2000


- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered, asynchronous Master Reset
- See 74F377 for clock enable version
- See 74F373 for transparent latch version
- See 74F374 for 3-STATE version

Ordering Code:

Order Number	Package Number	Package Description
74F273SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F273PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.





Connection Diagram

MR —	\downarrow	20	-v _{cc}
Q ₀ —	2	19	- Q7
D ₀ —	3	18	- D ₇
D ₁ -	4	17	-D ₆
Q ₁ -	5	16	- 9 ₆
Q2-	6	15	-Q5
D ₂ -	7	14	-D ₅
D3-	8	13	−D₄
Q3 —	9	12	-Q4
GND —	10	11	— СР

© 2000 Fairchild Semiconductor Corporation DS009511

Unit Loading/Fan Out

Dia Manag	Description	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
D ₀ -D ₇	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
MR	Master Reset (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA	
Q ₀ –Q ₇	Data Outputs	50/33.3	–1 mA/20 mA	


Mode Select-Function Table

		Output		
Operating Mode	MR	СР	D _n	Q _n
Reset (Clear)	L	Х	Х	L
Load "1"	Н	~	h	н
Load "0"	Н	~	I	L

H = HIGH Voltage Level steady state h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition L = LOW Voltage Level steady state

I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition

X = Immaterial _ = LOW-to-HIGH clock transition



Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
ESD Last Passing Voltage (min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F273

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	V _{cc}	Conditions		
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal		
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal		
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA		
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA		
	Voltage	5% V _{CC}	2.7			v	IVIIII	IOH = - I IIIA		
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	I _{OI} = 20 mA		
	Voltage	5% V _{CC}			0.5	v	IVIIII	$I_{OL} = 20 \text{ IIIA}$		
I _{IH}	Input HIGH				5.0	μA	Max	V _{IN} = 2.7V		
	Current				5.0	μΛ	IVIAA	v _{IN} = 2.7 v		
I _{BVI}	Input HIGH Current				7.0	μA	Max	V _{IN} = 7.0V		
	Breakdown Test				7.0	μΛ	IVIAA	v _{IN} = 7.0 v		
I _{CEX}	Output HIGH				50	μA	Mox	Max	Max	$V_{OUT} = V_{CC}$
	Leakage Current				50	μΛ	IVIAA	VOUT - VCC		
V _{ID}	Input Leakage		4.75			V 0.0	0.0	0.0	I _{ID} = 1.9 μA	
	Test		4.75			v	0.0	All other pins grounded		
I _{OD}	Output Leakage				3.75	μA	μΑ 0.0	$V_{IOD} = 150 \text{ mV}$		
	Circuit Current				5.75	μΛ	0.0	All other pins grounded		
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V		
l _{os}	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V		
I _{CCH}	Power Supply Current				44	mA	Max	CP =		
I _{CCL}					56	11/5	IVICA	$D_n = \overline{MR} = HIGH$		

			$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$	
Symbol	Parameter								
	rarameter								
		Min	Тур	Max	Min	Max	Min	Max	ĺ
f _{MAX}	Maximum Clock Frequency	160			95		130		MHz
t _{PLH}	Propagation Delay	3.0		7.0	2.5	9.5	2.5	7.5	
t _{PHL}	Clock to Output	4.0		9.00	3.0	11.0	3.5	9.0	ns
t _{PLH}	Propagation Delay MR to Output	4.5		9.5	3.0	11.0	4.0	10.0	ns

AC Operating Requirements

		$T_A = +25^{\circ}C$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		$T_A = 0^{\circ}C$ to $+70^{\circ}C$		
Symbol	Parameter	V _{CC} =	$V_{CC} = +5.0V$		$V_{CC} = 5.0V$		$V_{CC} = 5.0V$	
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	3.0		3.5		3.0		
t _S (L)	Data to CP	3.5		4.0		3.5		
t _H (H)	Hold Time, HIGH or LOW	0.5		1.0		0.5		ns
t _H (L)	Data to CP	1.0		1.0		1.0		
t _W (L)	MR Pulse Width, LOW	6.0		4.0		6.0		ns
t _W (H)	CP Pulse Width	6.0		5.0		6.0		
t _W (L)	HIGH or LOW	6.0		5.0		6.0		ns
t _{REC}	Recovery Time, MR to CP	3.0		4.5		3.5		ns

