

January 2008

74F245 **Octal Bidirectional Transceiver with 3-STATE Outputs**

Features

- Non-inverting buffers
- Bidirectional data path
- A outputs sink 24mA
- B outputs sink 64mA

General Description

The 74F245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for busoriented applications. Current sinking capability is 24mA at the A Ports and 64mA at the B Ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A Ports to B Ports; Receive (active LOW) enables data from B Ports to A Ports. The Output Enable input, when HIGH, disables both A and B Ports by placing them in a High Z condition.

Ordering Information


Order Number	Package Number	Package Description
74F245SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74F245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F245MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74F245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74F245PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.



All packages are lead free per JEDEC: J-STD-020B standard.

Connection Diagram



Truth Table


Inp	uts	
ŌĒ	T/R	Output
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	Х	High Z State


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Symbols





Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}	
ŌĒ	Output Enable Input (Active LOW)	1.0/2.0	20μA/–1.2mA	
T/R	Transmit/Receive Input	1.0/2.0	20μA/–1.2mA	
A ₀ -A ₇	Side A Inputs or	3.5/1.083	70 μA/–0.65mA	
	3-STATE Outputs	150/40 (38.3)	-3 mA/24mA (20mA)	
B ₀ –B ₇	Side B Inputs or	3.5/1.083	70μA/–0.65mA	
	3-STATE Outputs	600/106.6 (80)	-12mA/64mA (48mA)	

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating		
T _{STG}	Storage Temperature	–65°C to +150°C		
T _A	Ambient Temperature Under Bias	–55°C to +125°C		
TJ	Junction Temperature Under Bias	–55°C to +150°C		
V _{CC}	V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V		
VI	Input Voltage ⁽¹⁾	-0.5V to +7.0V		
I _I	Input Current ⁽¹⁾	-30mA to +5.0mA		
	Voltage Applied to Output in HIGH State (with V _{CC} = 0V)			
	Standard Output	–0.5V to $V_{\rm CC}$		
	3-STATE Output	-0.5V to +5.5V		
	Current Applied to Output in LOW State (Max.)	twice the rated I _{OL} (mA)		
	ESD Last Passing Voltage (Min.)			

Note:

1. Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
T _A	Free Air Ambient Temperature	0°C to +70°C
V _{CC}	Supply Voltage	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter		V _{CC}	Conditions	Min.	Тур.	Max.	Units
V_{IH}	Input HIGH Voltage			Recognized as a HIGH Signal	2.0			V
V _{IL}	Input LOW Voltage			Recognized as a LOW Signal			0.8	V
V _{CD}	Input Clamp Diode Volt	age	Min.	I _{IN} = -18mA			-1.2	V
V _{OH}	Output HIGH Voltage	10% V _{CC}	Min.	$I_{OH} = -3mA (A_n)$	2.4			V
		10% V _{CC}		$I_{OH} = -15\text{mA} (B_n)$	2.0			
		5% V _{CC}		$I_{OH} = -3mA (A_n)$	2.7			
V _{OL}	Output LOW Voltage	10% V _{CC}	Min.	$I_{OL} = 24 \text{mA} (A_n)$			0.5	V
		10% V _{CC}		$I_{OL} = 64 \text{mA } (B_n)$		0.55		
I _{IH}	Input HIGH Current		Max.	V _{IN} = 2.7V			5.0	μA
I _{BVI}	Input HIGH Current Breakdown Test		Max.	$V_{IN} = 7.0V (\overline{OE}, T/\overline{R})$			7.0	μA
I _{BVIT}	Input HIGH Current Breakdown (I/O)		Max.	$V_{IN} = 5.5V (A_n, B_n)$			0.5	mA
I _{CEX}	Output HIGH Leakage Current		Max.	$V_{OUT} = V_{CC} (A_n, B_n)$			50	μA
V _{ID}	Input Leakage Test		0.0	I _{ID} = 1.9μA, All Other Pins Grounded	4.75			V
I _{OD}	Output Leakage Circuit Current		0.0	V _{IOD} = 150mV, All Other Pins Grounded			3.75	μA
I _{IL}	Input LOW Current		Max.	$V_{IN} = 0.5V (T/\overline{R}, \overline{OE})$			-1.2	mA
I _{IH} + I _{OZH}	Output Leakage Current		Max.	$V_{OUT} = 2.7V (A_n, B_n)$			70	μA
I _{IL} + I _{OZL}	Output Leakage Current		Max.	$V_{OUT} = 0.5V (A_n, B_n)$			-650	μA
I _{OS} Output Short-Circuit Current		Max.	$V_{OUT} = 0V (A_n)$	-60		-150	mA	
				$V_{OUT} = 0V (B_n)$	-100		-225	
I _{ZZ}	Bus Drainage Test			$V_{OUT} = 5.25V(A_n, B_n)$			500	μA
I _{CCH}	Power Supply Current		Max.	V _O = HIGH		70	90	mA
I _{CCL}	Power Supply Current		Max.	$V_O = LOW$		95	120	mA
I _{CCZ}	Power Supply Current			V _O = HIGH Z		85	110	mA

AC Electrical Characteristics


		$\begin{aligned} &T_A = \texttt{+25}^\circC, \\ &V_{CC} = \texttt{+5.0V}, \\ &C_L = 50pF \end{aligned}$		$T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C},$ $C_L = 50\text{pF}$		T _A = 0°C to +70°C, C _L = 50pF			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Max.	Min.	Max.	Units
t _{PLH} , t _{PHL}	Propagation Delay,	2.5	4.2	6.0	2.0	7.5	2.0	7.0	ns
	A_n to B_n or B_n to A_n	2.5	4.2	6.0	2.0	7.5	2.0	7.0	
t _{PZH} , t _{PZL}	Output Enable Time	3.0	5.3	7.0	2.5	9.0	2.5	8.0	ns
		3.5	6.0	8.0	3.0	10.0	3.0	9.0	
t _{PHZ} , t _{PLZ}	Output Disable Time	2.0	5.0	6.5	2.0	9.0	2.0	7.5	ns
		2.0	5.0	6.5	2.0	10.0	2.0	7.5	


Physical Dimensions 13.00 12.60 11.43 В 9.50 10.65 7.60 10.00 7.40 PIN ONE 0.35 INDICATOR **⊕** 0.25 **M** C B A LAND PATTERN RECOMMENDATION 2.65 MAX SEE DETAIL A 0.33 0.20 0.10 C 0.30 0.10 0.75 0.25 × 45° SEATING PLANE NOTES: UNLESS OTHERWISE SPECIFIED (R0.10) A) THIS PACKAGE CONFORMS TO JEDEC GAGE PLANE MS-013, VARIATION AC, ISSUE E (R0.10) B) ALL DIMENSIONS ARE IN MILLIMETERS. 0.25 C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. D) CONFORMS TO ASME Y14.5M-1994 0.40 SEATING PLANE E) LANDPATTERN STANDARD: SOIC127P1030X265-20L (1.40)DETAIL A F) DRAWING FILENAME: MKT-M20BREV3

Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





LAND PATTERN RECOMMENDATION






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.

 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.




M20DREVC


Figure 2. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:


http://www.fairchildsemi.com/packaging/





LAND PATTERN RECOMMENDATIONS






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-150, VARIATION AE, DATE 1/94.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ASME Y14.5M 1994.





MSA20REVB


Figure 3. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/











NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.






DETAIL A


MTC20REVD1

Figure 4. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





NOTES:
A. CONFORMS TO JEDEC REGISTRATION MS-001,
VARIATIONS AD.

B. ALL DIMENSIONS ARE IN MILLIMETERS

© DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED

0.25MM.
(D) DOES NOT INCLUDE DAMBAR PROTRUSIONS. DAMBAR PROTRUSIONS SHALL NOT EXCEED

E. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. F. DRAWING FILE NAME: N20AREV8

Figure 5. 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ $CROSSVOLT^{\text{\tiny TM}}$ **CTL™**

Current Transfer Logic™ EcoSPARK® EZSWITCH™ *

Fairchild[®] Fairchild Semiconductor® FACT Quiet Series™

FACT[®] $\mathsf{FAST}^{\mathbb{R}}$ FastvCore™ FlashWriter® 3 FPS™ $\mathsf{FRFET}^{\scriptscriptstyle{\textcircled{\tiny{\$}}}}$

Global Power Resource^{sм}

Green FPS™

Green FPS™ e-Series™

GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™

MICROCOUPLER™ MicroFET™

MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® Power247® POWEREDGE® Power-SPM™ PowerTrench®

Programmable Active Droop™

QFET' QSTM

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™

SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6

franchise TinyBoost™ TinvBuck™ $\mathsf{TinyLogic}^{\mathbb{R}}$ TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ uSerDes™ **UHC**®

Ultra FRFET™ UniFET™ VCX^{TM}

SyncFET™ SYSTEM ®
GENERAL

bwer

The Power Franchise®

SuperSOT™-8

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition				
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.				
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.				
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.				

Rev. 132

^{*} EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.