

April 1988 Revised June 2002

## 74F182

# **Carry Lookahead Generator**

#### **General Description**

The 74F182 is a high-speed carry lookahead generator. It is generally used with the 74F181 or 74F381 4-bit arithmetic logic units to provide high-speed lookahead over word lengths of more than four bits.

#### **Features**

- Provides lookahead carries across a group of four ALUs
- Multi-level lookahead high-speed arithmetic operation over long word lengths


#### **Ordering Code:**

Order Number	Package Number	Package Description
74F182SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F182PC (Note 1)	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Note 1: This device not available in Tape and Reel.

#### **Logic Symbols**



# **Connection Diagram**



# **Unit Loading/Fan Out**


Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
C <sub>n</sub>	Carry Input	1.0/2.0	20 μA/–1.2 mA		
$\overline{G}_0$ , $\overline{G}_2$	Carry Generate Inputs (Active LOW)	1.0/14.0	20 μA/–8.4 mA		
G₁	Carry Generate Input (Active LOW)	1.0/16.0	20 μA/–9.6 mA		
$\overline{G}_3$	Carry Generate Input (Active LOW)	1.0/8.0	20 μA/–4.8 mA		
$\overline{P}_0, \overline{P}_1$	Carry Propagate Inputs (Active LOW)	1.0/8.0	20 μA/–4.8 mA		
$\overline{P}_2$	Carry Propagate Input (Active LOW)	1.0/6.0	20 μA/–3.6 mA		
$\overline{P}_3$	Carry Propagate Input (Active LOW)	1.0/4.0	20 μA/–2.4 mA		
$\boldsymbol{C}_{n+x} - \boldsymbol{C}_{n+z}$	Carry Outputs	50/33.3	−1 mA/20 mA		
G	Carry Generate Output (Active LOW)	50/33.3	−1 mA/20 mA		
P	Carry Propagate Output (Active LOW)	50/33.3	−1 mA/20 mA		

#### **Functional Description**

The 74F182 carry lookahead generator accepts up to four pairs of Active LOW Carry Propagate  $(\overline{P}_0-\overline{P}_3)$  and Carry Generate  $(\overline{G}_0-\overline{G}_3)$  signals and an Active HIGH Carry input  $(C_n)$  and provides anticipated Active HIGH carries  $(C_{n+x},C_{n+y},C_{n+z})$  across four groups of binary adders. The 74F182 also has Active LOW Carry Propagate  $(\overline{P})$  and Carry Generate  $(\overline{G})$  outputs which may be used for further levels of lookahead. The logic equations provided at the outputs are:

$$\begin{split} & \text{Co}_{\text{n+x}} = G_0 + P_0 \, C_n \\ & \text{Co}_{\text{n+y}} = G_1 + P_1 \, G_0 + P_1 \, P_0 \, C_n \\ & \text{Co}_{\text{n+z}} = G_2 + P_2 \, G_1 + P_2 \, P_1 \, G_0 + P_2 \, P_1 \, P_0 \, C_n \\ & \text{G} = \overline{G}_3 + \overline{P}_3 \, \overline{G}_2 + \overline{P}_3 \, \overline{P}_2 \, \overline{G}_1 + \overline{P}_3 \, \overline{P}_2 \, \overline{P}_1 \, \overline{G}_0 \\ & P = \overline{P}_2 \, \overline{P}_2 \, \overline{P}_1 \, \overline{P}_0 \end{split}$$

Also, the 74F182 can be used with binary ALUs in an active LOW or active HIGH input operand mode. The connections (Figure 1) to and from the ALU to the carry lookahead generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last 74F181 or 74F381.



\*ALUs may be either 74F181 or 74F381

FIGURE 1. 32-Bit ALU with Rippled Carry between 16-Bit Lookahead ALUs

# **Truth Table**

	Inputs								(	Outputs	;		
C <sub>n</sub>	G <sub>0</sub>	P <sub>0</sub>	G <sub>1</sub>	P <sub>1</sub>	G <sub>2</sub>	P <sub>2</sub>	G <sub>3</sub>	P <sub>3</sub>	$C_{n+x}$	C <sub>n+y</sub>	C <sub>n+z</sub>	G	P
Х	Н	Н							L				
L	Н	Χ							L				
Х	L	Χ							Н				
Н	Χ	L							Н				
Х	Χ	Χ	Н	Н						L			
Х	Н	Н	Н	Χ						L			
L	Н	Χ	Н	Χ						L			
Х	Χ	Χ	L	Χ						Н			
Х	L	Χ	Χ	L						Н			
Н	Χ	L	Χ	L						Н			
Х	X	Χ	Χ	Χ	Н	Н					L		
Х	Χ	Χ	Н	Н	Н	Χ					L		
Χ	Н	Н	Н	Χ	Н	Χ					L		
L	Н	Χ	Н	Χ	Н	Χ					L		
Х	X	Χ	Χ	Χ	L	Χ					Н		
Х	Χ	Χ	L	Χ	Χ	L					Н		
Х	L	Χ	Χ	L	X	L					Н		
Н	Χ	L	Χ	L	X	L					Н		
	Χ		Χ	Χ	Х	Х	Н	Н				Н	
	Х		Х	Х	Н	Н	Н	Χ				Н	
	X		Н	Н	Н	Х	Н	Χ				Н	
	Н		Н	X	Н	X	Н	Х				Н	
	Х		Х	Х	X	Х	L	Х				L	
	Х		Х	Х	L	X	X	L				L	
	X		L	X	Х	L	X	L				L	
	L		Х	L	Х	L	Х	L				L	
				.,		.,		.,					
		Н		X		X		X					H
		X		Н		X		X					H
		X		X		Н		Х					Н
		X		X		X		H					Н
		L		L		L		L	1				L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

# Logic Diagram

## Absolute Maximum Ratings(Note 2)

-65°C to +150°C

Storage Temperature Ambient Temperature under Bias -55°C to +125°C

-55°C to +150°C Junction Temperature under Bias V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 3) -0.5V to +7.0VInput Current (Note 3) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to  $V_{CC}$ 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated  $I_{OL}$  (mA) ESD Last Passing Voltage (Min) 4000V

### **Recommended Operating Conditions**

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 3: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				8.0	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH 10	0% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA	
	Voltage 5	5% V <sub>CC</sub>	2.7			V	IVIII	$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW 10	0% V <sub>CC</sub>			0.5	.,,	N.41:	L 00 A	
	Voltage				0.5	V	Min	I <sub>OL</sub> = 20 mA	
I <sub>IH</sub>	Input HIGH				<b>5</b> 0	^	<b>—</b>	V 0.7V	
	Current 5.0 μA					μΑ	Max	$V_{IN} = 2.7V$	
I <sub>BVI</sub>	Input HIGH Current				7.0			7.01/	
	Breakdown Test		7.0			μΑ	Max	V <sub>IN</sub> = 7.0V	
I <sub>CEX</sub>	Output HIGH				50			V V	
	Leakage Current				50	μΑ	Max	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage	4.75			V	0.0	$I_{ID} = 1.9 \mu A$		
	Test		4.73			V	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage				3.75	μА	0.0	V <sub>IOD</sub> = 150 mV	
	Circuit Current			3.73	μА	0.0	All Other Pins Grounded		
I <sub>IL</sub>	Input LOW				-1.2	mA	Max	$V_{IN} = 0.5V (C_n)$	
	Current				-2.4			$V_{IN} = 0.5V (\overline{P}_3)$	
					-3.6			$V_{IN} = 0.5V (\overline{P}_2)$	
					-4.8			$V_{IN} = 0.5V (\overline{G}_3, \overline{P}_0, \overline{P}_1)$	
					-8.4			$V_{IN} = 0.5V (\overline{G}_0, \overline{G}_2)$	
					-9.6			$V_{IN} = 0.5V (\overline{G}_1)$	
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>CCH</sub>	Power Supply Current			18.4	28.0	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current			23.5	36.0	mA	Max	V <sub>O</sub> = LOW	

# **AC Electrical Characteristics**

		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$			$T_A = -55^{\circ}C$	to +125°C	$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$		Units	
Symbol	Parameter				V <sub>CC</sub> =	+5.0V				
			$\textbf{C}_{\textbf{L}} = \textbf{50 pF}$		$\mathbf{C_L} =$	50 pF	$C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay	3.0	6.6	8.5	3.0	12.0	3.0	9.5	ns	
t <sub>PHL</sub>	$C_n$ to $C_{n+x}$ , $C_{n+y}$ , $C_{n+z}$	3.0	6.8	9.0	3.0	11.0	3.0	10.0	113	
t <sub>PLH</sub>	Propagation Delay	2.5	6.2	8.0	2.5	11.0	2.5	9.0		
t <sub>PHL</sub>	$\overline{P}_0$ , $\overline{P}_1$ , or $\overline{P}_2$ to	1.5	3.7	5.0	1.0	7.0	1.5	6.0	ns	
	C <sub>n+x</sub> , C <sub>n+y</sub> , or C <sub>n+z</sub>									
t <sub>PLH</sub>	Propagation Delay	2.5	6.5	8.5	2.5	11.0	2.5	9.5		
t <sub>PHL</sub>	$\overline{G}_0$ , $\overline{G}_1$ , or $\overline{G}_2$ to	1.5	3.9	5.2	1.0	7.0	1.5	6.0	ns	
	C <sub>n+x</sub> , C <sub>n+y</sub> , or C <sub>n+z</sub>									
t <sub>PLH</sub>	Propagation Delay	3.0	7.9	10.0	3.0	12.0	3.0	11.0	ne	
t <sub>PHL</sub>	$\overline{P}_1$ , $\overline{P}_2$ , or $\overline{P}_3$ to $\overline{G}$	3.0	6.0	8.0	2.5	10.0	3.0	9.0	ns	
t <sub>PLH</sub>	Propagation Delay	3.0	8.3	10.5	3.0	12.0	3.0	11.5	ns	
t <sub>PHL</sub>	$\overline{G}_{n}$ to $\overline{G}$	3.0	5.7	7.5	2.5	10.0	3.0	8.5		
t <sub>PLH</sub>	Propagation Delay	3.0	5.7	7.5	2.5	10.0	3.0	8.5	ns	
t <sub>PHL</sub>	$\overline{P}_n$ to $\overline{P}$	2.5	4.1	5.5	2.5	8.0	2.5	6.5	113	



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.780 0.090 (18.80 - 19.81)(2.286)**16 15 14 13 12 11 10 9** 16 T5 F INDEX AREA 0.250 ± 0.010 $\overline{(6.350 \pm 0.254)}$ PIN NO. 1 PIN NO. 1 1 2 3 4 5 6 7 8 1 2 OPTION 01 OPTION 02 0.065 (1.651) 0.130 ± 0.005 $\frac{0.060}{(1.524)}$ TYP 0.300 - 0.3204° TYP (3.302 ± 0.127) OPTIONAL (7.620 - 8.128)0.145 - 0.200 (3.683 - 5.080)95°±5° 0.008 = 0.016 (0.203 = 0.406) TYP 0.020 $\frac{0.280}{(7.112)}$ (0.508)0.125 - 0.150 (3.175 - 3.810) $0.030 \pm 0.015$ $(0.762 \pm 0.381)$ $\frac{0.014 - 0.023}{(0.356 - 0.584)}$ 0.100 ± 0.010 (0.325 +0.040 -0.015 $(2.540 \pm 0.254)$ 0.050 ± 0.010 N16E (REV F) TYP (1.270 ± 0.254)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com