FAIRCHILD
SEMICONDUCTOR™

April 1988
Revised January 2004

74F158A
Quad 2-Input Multiplexer

General Description

The F158A is a high speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four outputs present the selected data in the inverted form. The F158A can also generate any four of the 16 different functions of two variables.

Ordering Code:

Order Number	Package Number	Package Description
74F158ASC (Note 1)	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74F158ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F158APC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols

Connection Diagram

IEEE/IEC

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
I_{0a}–I_{0d}	Source 0 Data Inputs	1.0/1.0	20 µA/–0.6 mA
I_{1a}–I_{1d}	Source 1 Data Inputs	1.0/1.0	20 µA/–0.6 mA
$\overline{E}$	Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA
S	Select Input	1.0/1.0	20 µA/–0.6 mA
$\overline{Z}_a$–$\overline{Z}_d$	Inverted Outputs	50/33.3	–1 mA/20 mA

Truth Table

| Inputs				Outputs
$\overline{E}$	S	I_0	I_1	$\overline{Z}$
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
$\overline{Z}_n = \overline{E} \times (I_{1n}S + I_{0n}\overline{S})$

Functional Description

The F158A quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input ($\overline{E}$) is active LOW. When $\overline{E}$ is HIGH, all of the outputs ($\overline{Z}$) are forced HIGH regardless of all other inputs. The F158A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the F158A is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The F158A can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +150°C
V_{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 3)	−0.5V to +7.0V
Input Current (Note 3)	−30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V_{CC} = 0V)	
Standard Output	−0.5V to V_{CC}
3-STATE Output	−0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 3:** Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Typ	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage				−1.2	V	Min	$I_{IN} = -18$ mA
V_{OH}	Output HIGH	10% V_{CC}	2.5			V	Min	$I_{OH} = -1$ mA
	Voltage	5% V_{CC}	2.7					$I_{OH} = -1$ mA
V_{OL}	Output LOW Voltage	10% V_{CC}			0.5	V	Min	$I_{OL} = 20$ mA
I_{IH}	Input HIGH Current				5.0	μA	Max	$V_{IN} = 2.7$V
I_{BVI}	Input HIGH Current Breakdown Test				7.0	μA	Max	$V_{IN} = 7.0$V
I_{CEX}	Output HIGH Leakage Current				50	μA	Max	$V_{OUT} = V_{CC}$
V_{ID}	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9$ μA All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current				3.75	μA	0.0	$V_{IOD} = 150$ mV All Other Pins Grounded
I_{IL}	Input LOW Current				−0.6	mA	Max	$V_{IN} = 0.5$V
I_{OS}	Output Short-Circuit Current		−60		−150	mA	Max	$V_{OUT} = 0$V
I_{CCH}	Power Supply Current			10	15	mA	Max	$V_O = $ HIGH
I_{CCL}	Power Supply Current			15	25	mA	Max	$V_O = $ LOW

AC Electrical Characteristics

Symbol	Parameter	$T_A = +25°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF			$T_A = -55°C$ to $+125°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF		$T_A = 0°C$ to $++70°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
		Min	Typ	Max	Min	Max	Min	Max	
t_{PLH}	Propagation Delay	3.0	5.5	8.5	3.0	10.5	3.0	9.5	ns
t_{PHL}	S to $\overline{Z}_n$	2.5	4.5	6.5	2.5	8.0	2.5	7.0	
t_{PLH}	Propagation Delay	2.5	4.5	6.0	2.5	8.0	2.5	7.0	ns
t_{PHL}	$\overline{E}$ to $\overline{Z}_n$	2.0	4.0	6.0	2.0	7.0	2.0	6.5	
t_{PLH}	Propagation Delay	2.5	4.0	5.9	2.5	8.5	2.5	7.0	ns
t_{PHL}	I_n to $\overline{Z}_n$	1.5	2.5	4.0	1.0	5.0	1.5	4.5	

Physical Dimensions inches (millimeters) unless otherwise noted

0.386 − 0.394
(9.804 − 10.00)

16 15 14 13 12 11 10 9

0.228 − 0.244
(5.791 − 6.198)

30°
TYP

LEAD NO.1
IDENT

1   2   3   4   5   6   7   8

0.010
(0.254) MAX

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020
(0.254 − 0.508) × 45°

8° MAX TYP
ALL LEADS

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203) TYP

0.014 − 0.020
(0.356 − 0.508) TYP

M16A (REV H)

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

10.2±0.1
-A-

0.47 TYP

16   9

7.8

3.9

5.3±0.1
-B-

PIN #1 IDENT.

1   8

⌓ | 0.2 | C | B | A
ALL LEAD TIPS

LAND PATTERN RECOMMENDATION

16   15   10   9

5.01 TYP

9.27 TYP

1   2   7   8

(2.13 TYP)

1.27 TYP   0.6 TYP

ALL LEAD TIPS

2.1 MAX.

⌓ | 0.1 | C

1.8±0.1

-C-

0.15±0.05

1.27 TYP

0.35-0.51

⊕ | 0.12 Ⓜ | C | A

DIMENSIONS ARE IN MILLIMETERS

SEE DETAIL A

0.15-0.25

7° TYP

GAGE PLANE

0°-8° TYP

0.25

0.60±0.15

1.25

SEATING PLANE

DETAIL A

NOTES:
A. CONFORMS TO EIAJ EDR-7320 REGISTRATION,
   ESTABLISHED IN DECEMBER, 1998.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD
   FLASH, AND TIE BAR EXTRUSIONS.

M16DRevB1

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.