# FAIRCHILD

SEMICONDUCTOR

# 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

#### **General Description**

The 74F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on  $\overline{S}_D$  or  $\overline{C}_D$  prevents clocking and forces Q or  $\overline{Q}$  HIGH, respectively.

Simultaneous LOW signals on  $\overline{S}_D$  and  $\overline{C}_D$  force both Q and  $\overline{Q}$  HIGH.

Asynchronous Inputs:

LOW input to  $\overline{S}_D$  sets Q to HIGH level LOW input to  $\overline{C}_D$  sets Q to LOW level


Clear and Set are independent of Clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$ 

makes both Q and  $\overline{Q}$  HIGH


### **Ordering Code:**

Order Number	Package Number	Package Description
74F114SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F114PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tane and Real Specify	by appending the suffix letter "X" to the ordering code

Logic Symbols







© 1999 Fairchild Semiconductor Corporation DS009474

# 74F114

# Unit Loading/Fan Out

Pin Names		U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.0/1.0	20 µA/-0.6 mA	
CP	Clock Pulse Input (Active Falling Edge)	1.0/8.0	20 µA/–4.8 mA	
CD	Direct Clear Input (Active LOW)	1.0/10.0	20 µA/–6.0 mA	
S <sub>D1</sub> , S <sub>D2</sub>	Direct Set Inputs (Active LOW)	1.0/5.0	20 µA/-3.0 mA	
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	–1 mA/20 mA	


#### **Truth Table**

		Outputs				
SD	CD	СР	J	к	q	Q
L	Н	Х	Х	Х	Н	L
н	L	Х	Х	Х	L	н
L	L	Х	Х	Х	н	н
н	н	~	h	h	$\overline{Q}_0$	$Q_0$
н	н	~	I	h	L	н
н	н	~	h	I	н	L
н	Н	$\sim$	I	I	$Q_0$	$\overline{Q}_0$

H (h) = HIGH Voltage Level L (h) = LOW Voltage Level X = Immaterial

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

## Logic Diagram



#### Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V<sub>CC</sub> Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ ) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

-65°C to +150°C  $-55^{\circ}C$  to  $+125^{\circ}C$  $-55^{\circ}C$  to  $+150^{\circ}C$ -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V<sub>CC</sub>

-0.5V to +5.5V

#### **Recommended Operating** Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$  to  $+70^{\circ}C$ +4.5V to +5.5V 74F114

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Symbol	Parameter		Min	Тур	Max	Units	V <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA	
	Voltage	5% V <sub>CC</sub>	2.7					$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA	
	Voltage								
I <sub>IH</sub>	Input HIGH				5.0			V 0.7V	
	Current				5.0	μA	Max	$V_{IN} = 2.7V$	
I <sub>BVI</sub>	Input HIGH Current				7.0			V 70V	
	Breakdown Test				7.0	μA	Max	V <sub>IN</sub> = 7.0V	
ICEX	Output High				50	μA	Max	$V_{OUT} = V_{CC}$	
	Leakage Current				50	μΑ	IVIAX	V <sub>OUT</sub> = V <sub>CC</sub>	
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA	
	Test		4.75			v	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage				3.75	μA	0.0	V <sub>IOD</sub> = 150 mV	
	Circuit Current				3.75	μΑ	0.0	All Other Pins Grounded	
IIL	Input LOW Current				-0.6			$V_{IN} = 0.5V (J_n, K_n)$	
					-3.0			$V_{IN} = 0.5V \ (\overline{S}_{Dn})$	
					-4.8	mA	Max	$V_{IN} = 0.5V (C\overline{P})$	
					-6.0			$V_{IN} = 0.5V \ (\overline{C}_{Dn})$	
los	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$	
I <sub>CCH</sub>	Power Supply Current			12.0	19.0	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current			12.0	19.0	mA	Max	$V_{O} = LOW$	

#### **DC Electrical Characteristics**


74F114


# **AC Electrical Characteristics**

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		
		Min	Тур	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency	75	95		70		MHz	
t <sub>PLH</sub>	Propagation Delay	3.0	5.0	6.5	3.0	7.5		
t <sub>PHL</sub>	$\overline{CP}$ to $Q_n$ or $\overline{Q}_n$	3.0	5.5	7.5	3.0	8.5	ns	
t <sub>PLH</sub>	Propagation Delay	3.0	4.5	6.5	3.0	7.5		
t <sub>PHL</sub>	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	3.0	4.5	6.5	3.0	7.5	ns	

# **AC Operating Requirements**

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		
		Min	Max	Min	Max	1	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.0		5.0			
t <sub>S</sub> (L)	J <sub>n</sub> or K <sub>n</sub> to CP	3.0		3.5			
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		ns	
t <sub>H</sub> (L)	J <sub>n</sub> or K <sub>n</sub> to CP	0		0			
t <sub>W</sub> (H)	CP Pulse Width	4.5		5.0		ns	
t <sub>W</sub> (L)	HIGH or LOW	4.5		5.0		115	
t <sub>W</sub> (L)	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ Pulse Width,	4.5		5.0		ns	
	LOW						
t <sub>REC</sub>	Recovery Time	4.0		5.0		ns	
	S <sub>Dn</sub> , C <sub>Dn</sub> , to CP						





www.fairchildsemi.com

6