FAIRCHILD

SEMICONDUCTOR

74ALVC16821 Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs

General Description

The ALVC16821 contains twenty non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications.

The 74ALVC16821 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74ALVC16821 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V–3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs

■ t_{PD}

- 4.0 ns max for 3.0V to 3.6V V_{CC} 4.9 ns max for 2.3V to 2.7V V_{CC}
- 8.8 ns max for 1.65V to 1.95V V_{CC}
- Power-off high impedance inputs and outputs

October 2001

Revised October 2001

- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:


Human body model > 2000V Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Descriptions					
74ALVC16821MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide					
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.							

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering of



Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
CLK _n	Clock Input
D ₀ -D ₁₉	Inputs
O ₀ –O ₁₉	Outputs

© 2001 Fairchild Semiconductor Corporation DS500685

74ALVC16821

Connection Diagram

1		<u> </u>		
0E1 -	1	\bigcirc	56	— сік,
°0 —	2		55	— D ₀
o ₁ —	3		54	— D ₁
GND —	4		53	- GND
0 ₂ —	5		52	— D ₂
o ₃ —	6		51	— D3
v _{cc} —	7		50	— v _{cc}
0 ₄ —	8		49	— D4
o ₅ —	9		48	— D ₅
0 ₆ —	10		47	— D ₆
GND —	11		46	- GND
0 ₇ —	12		45	— D ₇
°8 —	13		44	— D ₈
0 ₉ —	14		43	— D ₉
° ₁₀ —	15		42	— D ₁₀
0 ₁₁ —	16		4 1	— D ₁₁
0 ₁₂ —	17		40	— D ₁₂
GND —	18		39	- GND
0 ₁₃ —	19		38	— D ₁₃
0 ₁₄ —	20		37	— D ₁₄
0 ₁₅ —	21		36	— D ₁₅
v _{cc} -	22		35	— v _{cc}
0 ₁₆ —	23		34	— D ₁₆
0 ₁₇ —	24		33	— D ₁₇
GND —	25		32	— GND
0 ₁₈ —	26		31	— D ₁₈
0 ₁₉ —	27		30	— D ₁₉
OE ₂ -	28		29	— СLК ₂

Truth Tables

	Inputs				
CLK1	OE ₁	D ₀ -D ₉	0 ₀ –0 ₉		
Х	Н	Х	Z		
~	L	L	L		
~	L	Н	н		
L or H	L	Х	O ₀		
			0		
	Inputs		Outputs		
CLK2		D ₁₀ –D ₁₉	Outputs O ₁₀ –O ₁₉		
CLK ₂ X	-	D ₁₀ -D ₁₉ X	-		
	0E2		0 ₁₀ -0 ₁₉		
	OE ₂	Х	0 ₁₀ -0 ₁₉ Z		

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float)


Z = High Impedance

 $O_0 = Previous O_0$ before LOW-to-HIGH transition of Clock

 $rac{1}{2}$ = LOW-to-HIGH transition

Functional Description

The 74ALVC16821 contains twenty D-type flip-flops with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of each other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. The twenty flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CLK) transition. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the flip-flops.



Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (V _I)	-0.5V to 4.6V
Output Voltage (V _O) (Note 3)	–0.5V to V _{CC} +0.5V
DC Input Diode Current (I _{IK})	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

74ALVC16821

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused control inputs must be held HIGH or LOW.

Symbol	Parameter	Conditions	V _{cc}	Min	Мах	Units
		Conditions	(V)	WIIII	IVIAX	Units
VIH	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V _{CC}		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
VIL	LOW Level Input Voltage		1.65 - 1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	I _{OH} = 100 μA	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		
		$I_{OH} = -12 \text{ mA}$	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 3.6		0.2	
		I _{OL} = 4 mA	1.65		0.45	
		I _{OL} = 6 mA	2.3		0.4	v
		I _{OL} = 12 mA	2.3		0.7	v
			2.7		0.4	
		I _{OL} = 24 mA	3.0		0.55	
I _I	Input Leakage Current	$0 \le V_1 \le 3.6V$	3.6		±5.0	μA
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μA
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μΑ

DC Electrical Characteristics


74ALVC16821

AC Electrical Characteristics

Symbol		$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$								
	Parameter	C _L = 50 pF			C _L = 30 pF			Units		
Symbol		$V_{CC}=3.3V\pm0.3V$		$V_{CC} = 2.7V$		$V_{CC}=\textbf{2.5V}\pm\textbf{0.2V}$		$V_{CC}=1.8V\pm0.15V$		Units
			Max	Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		200		100		MHz
t _{PHL} , t _{PLH}	Propagation Delay CLK to O _n	1.3	4.0	1.5	4.9	1.0	4.4	1.5	8.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.3	4.2	1.5	5.3	1.0	4.7	1.5	9.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.3	4.2	1.5	4.7	1.0	4.2	1.5	7.6	ns
t _W	Pulse Width	1.5		1.5		1.5		4.0		ns
t _S	Setup Time	1.5		1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		1.0		ns

Capacitance

Symbol	ol Parameter		Conditions	T _A = -	Units	
Symbol			Conditions	V _{CC}	Typical	Units
CIN	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C _L = 50 pF	3.3	20	pF
				2.5	20	рг



74ALVC16821

