

October 2001 Revised May 2005

74ALVC16373

Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs

General Description

The ALVC16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable $(\overline{\text{OE}})$ is LOW. When $\overline{\text{OE}}$ is HIGH, the outputs are in a high impedance state.

The 74ALVC16373 is designed for low voltage (1.1V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74ALVC16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- \blacksquare 1.1V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD} (I_n to O_n)

 3.5 ns max for 3.0V to 3.6V V_{CC}

 3.9 ns max for 2.3V to 2.7V V_{CC}

 6.8 ns max for 1.65V to 1.95V V_{CC}
- Power-off high impedance inputs and outputs
- Support live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model > 200V

Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


Ordering Code:

Order Number	Package Number	Package Description
74ALVC16373GX (Note 2)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74ALVC16373MTD (Note 3)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: BGA package available in Tape and Reel only.


Note 3: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol




Connection Diagrams

Pin Assignment for TSSOP



Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description
ŌĒn	Output Enable Input (Active LOW)
LE _n	Latch Enable Input
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	LE ₁	NC	I ₀
В	02	O ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	I ₃	I ₄
D	O ₆	O ₅	GND	GND	I ₅	I ₆
E	O ₈	07	GND	GND	I ₇	I ₈
F	O ₁₀	O ₉	GND	GND	l ₉	I ₁₀
G	O ₁₂	O ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
Н	O ₁₄	O ₁₃	NC	NC	I ₁₃	I ₁₄
J	O ₁₅	NC	OE ₂	LE ₂	NC	I ₁₅

Truth Tables

	Outputs		
LE ₁	OE ₁	I ₀ –I ₇	O ₀ -O ₇
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	O ₀

	Inputs				
LE ₂	OE ₂	I ₈ –I ₁₅	O ₈ -O ₁₅		
Х	Н	Х	Z		
Н	L	L	L		
Н	L	Н	Н		
L	L	X	O ₀		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance


O₀ = Previous O₀ before HIGH-to-LOW of Latch Enable

Functional Description

The 74ALVC16373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the I_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

its I input changes. When LE_n is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on LE_n . The 3-STATE outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 4)

 $\label{eq:supply Voltage VCC} \begin{array}{ll} \text{Supply Voltage (V}_{CC}) & -0.5 \text{V to } +4.6 \text{V} \\ \text{DC Input Voltage (V}_{I}) & -0.5 \text{V to } 4.6 \text{V} \\ \end{array}$

Output Voltage (V_O) (Note 5) -0.5V to V_{CC} +0.5V

DC Input Diode Current (I_{IK})

 $V_{I} < 0V \hspace{1cm} -50 \hspace{1cm} mA \hspace{1cm}$

DC Output Diode Current (I_{OK})

 $V_{O} < 0V$

DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or GND Current per

Supply Pin (I_{CC} or GND) ± 100 mA

Storage Temperature Range (T_{STG}) -65°C to +150°C

Recommended Operating Conditions (Note 6)

Power Supply

-50 mA

Operating 1.65V to 3.6V

 $\begin{array}{ll} \text{Input Voltage (V_I)} & \text{OV to V}_{\text{CC}} \\ \text{Output Voltage (V}_{\text{O}}) & \text{OV to V}_{\text{CC}} \\ \end{array}$

Free Air Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$ 10 ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Note 6: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
Syllibol		Conditions	(V)	IVIIII		
V _{IH}	HIGH Level Input Voltage		1.65 -1.95	0.65 x V _{CC}		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V _{IL}	LOW Level Input Voltage		1.65 -1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2		
		$I_{OH} = -12 \text{ mA}$	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	1.65 - 3.6		0.2	
		$I_{OL} = 4 \text{ mA}$	1.65		0.45	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	V
		I _{OL} = 12mA	2.3		0.7	V
			2.7		0.4	
		$I_{OL} = 24 \text{ mA}$	3		0.55	
I _I	Input Leakage Current	$0 \leq V_I \leq 3.6V$	3.6		±5.0	μΑ
l _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μА
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 -3.6		750	μΑ

AC Electrical Characteristics

	Parameter	T $_{A}=$ -40 $^{\circ}$ C to +85 $^{\circ}$ C, R $_{L}=$ 500 Ω								
Symbol		C _L = 50 pF			C _L = 30 pF				Units	
Cymbol	raiametei	$V_{CC} = 3.3V \pm 0.3V$		V cc	V _{CC} = 2.7V		V $_{CC}=$ 2.5V \pm 0.2V		$V_{CC} = 1.8V \pm 0.15V$	
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus	1.3	3.5	1.5	3.9	1.0	3.4	1.5	6.8	ns
t _{PHL} , t _{PLH}	Propagation Delay LE to Bus	1.3	3.5	1.5	4.4	1.0	3.9	1.5	7.8	ns
t_{PZL}, t_{PZH}	Output Enable Time	1.3	4.0	1.5	5.1	1.0	4.6	1.5	9.2	ns
t_{PLZ},t_{PHZ}	Output Disable Time	1.3	4.0	1.5	4.3	1.0	3.8	1.5	6.8	ns

Capacitance

Symbol	Parameter		Conditions	T _A = -	Units	
Symbol		Conditions	v _{cc}	Typical		
C _{IN}	Input Capacitance		V _I = 0V or V _{CC}	3.3	6	pF
C _{OUT}	Output Capacitance		V _I = 0V or V _{CC}	3.3	7	pF
C _{PD}	Power Dissipation Capacitance Outputs Enabled		f = 10 MHz, C _L = 50 pF	3.3	20	pF
				2.5	20	ρı

AC Loading and Waveforms





TABLE 1. Values for Figure 1

SWITCH
Open
V_L
GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f= 1MHz; $t_r=t_f=$ 2ns; $Z_0=$ $50\Omega)$

Symbol	V _{CC}							
Cymbol	3.3V ± 0.3V	2.7V	2.5V ± 0.2V	1.8V ± 0.15V				
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2				
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2				
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V				
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V				
V_{L}	6V	6V	V _{CC} *2	V _{CC} *2				



OUTPUT CONTROL TO THE TOTAL OUT TO THE T

FIGURE 2. Waveform for Inverting and Non-Inverting Functions

FIGURE 3. 3-STATE Output HIGH Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output LOW Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and $$t_{\rm rec}$$ Waveforms






FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Physical Dimensions inches (millimeters) unless otherwise noted





NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- **B. ALL DIMENSIONS IN MILLIMETERS**
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A (Preliminary)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.50±0.10 0.40 TYP -B-0±0.10 89 9.20 B.10 4.05 O.2 C B A ALL LEAD TIPS PIN #1 IDENT LAND PATTERN RECOMMENDATION O.1 C SEE DETAIL A 0.90+0.15 0.09-0.20 0.10±0.05 0.17-0.27 0.50 ♦ 0.13 A B C 12.00' TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED, DATE 4/97. B. DIMENSIONS ARE IN MILLIMETERS. SEATING PLANE 0.60±0.10 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com