November 2001 Revised November 2001

74ALVC162839

Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26 Ω Series Resistors in the Outputs

General Description

The ALVC162839 contains twenty non-inverting selectable buffered or registered paths. The device can be configured to operate in a registered, or flow through buffer mode by utilizing the register enable (REGE) and Clock (CLK) signals. The device operates in a 20-bit word wide mode. All outputs can be placed into 3-STATE through use of the $\overline{\text{OE}}$ pin. These devices are ideally suited for buffered or registered 168 pin and 200 pin SDRAM DIMM memory modules.

The 74ALVC162839 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V. The 74ALVC162839 is also designed with 26 Ω series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVC162839 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- Compatible with PC100 and PC133 DIMM module specifications
- 1.65V-3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- \blacksquare 26 Ω series resistors in the outputs
- t_{PD} (CLK to O_n)
 - 4.6 ns max for 3.0V to 3.6V V $_{\rm CC}$ 6.3 ns max for 2.3V to 2.7V V $_{\rm CC}$ 9.8 ns max for 1.65V to 1.95V V $_{\rm CC}$
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V


Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the

Ordering Code:

Order Number	Package Number	Package Description
74ALVC162839T	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in	n Tape and Reel. Specify b	by appending suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
ŌĒ	Output Enable Input (Active LOW)
$I_0 - I_{19}$	Inputs
O ₀ -O ₁₉	Outputs
CLK	Clock Input
REGE	Register Enable Input

Connection Diagram



Truth Table

	Inputs					
CLK	REGE	l _n	OE	O _n		
1	Н	Н	L	Н		
\uparrow	Н	L	L	L		
Х	L	Н	L	Н		
X	L	L	L	L		
X	Х	Χ	Н	Z		


- H = Logic HIGH
- L = Logic LOW X = Don't Care, but not floating
- Z = High Impedance

 ↑ = LOW-to-HIGH Clock Transition

Functional Description

The 74ALVC162839 consists of twenty selectable noninverting buffers or registers with word wide modes. Mode functionality is selected through operation of the CLK and REGE pin as shown by the truth table. When REGE is held at a logic HIGH the device operates as a 20-bit register. Data is transferred from In to On on the rising edge of the CLK input. When the REGE pin is held at a logic LOW the device operates in a flow through mode and data propagates directly from the I_n to the O_n outputs. All outputs can be 3-stated by holding the $\overline{\text{OE}}$ pin at a logic HIGH.

Logic Diagram



Absolute Maximum Ratings(Note 2)

-0.5V to +4.6V Supply Voltage (V_{CC}) DC Input Voltage (V_I) -0.5V to 4.6V

Output Voltage (V_O) (Note 3) -0.5V to V_{CC} +0.5V

DC Input Diode Current (I_{IK})

 $V_I < 0V$ -50 mA

DC Output Diode Current (IOK)

 $V_{O} < 0V$ -50 mA DC Output Source/Sink Current

±50 mA (I_{OH}/I_{OL})

DC V_{CC} or GND Current per

Supply Pin (I_{CC} or GND) ±100 mA Storage Temperature Range (T_{STG})

-65°C to +150°C

Recommended Operating Conditions (Note 4)

Power Supply

1.65V to 3.6V Operating 0V to V_{CC} Input Voltage

0V to V_{CC} Output Voltage (V_O) -40°C to +85°C

Free Air Operating Temperature (T_A) Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{\mbox{\footnotesize{IN}}} = 0.8 \mbox{\footnotesize{V}}$ to 2.0 V, $V_{\mbox{\footnotesize{CC}}} = 3.0 \mbox{\footnotesize{V}}$

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V _{CC}		i
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		i
V _{IL}	LOW Level Input Voltage		1.65 - 1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	i
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 3.6	V _{CC} - 0.2		
		I _{OH} = -2 mA	1.65	1.2		i
		I _{OH} = -4 mA	2.3	1.9		l
		I _{OH} = -6 mA	2.3	1.7		V
			3.0	2.4		i
		$I_{OH} = -8 \text{ mA}$	2.7	2		l
		I _{OH} = -12 mA	3.0	2		l
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 3.6		0.2	
		I _{OL} = 2 mA	1.65		0.45	i
		I _{OL} = 4 mA	2.3		0.4	i
		I _{OL} = 6 mA	2.3		0.55	V
			3.0		0.55	i
		I _{OL} = 8 mA	2.7		0.6	i
		I _{OL} = 12 mA	3.0		0.8	l
I _I	Input Leakage Current	$0 \le V_1 \le 3.6V$	1.65 - 3.6		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$, $V_I = V_{IH}$ or V_{IL}	1.65 - 3.6		±10	μА
I _{OFF}	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	mA
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

AC Electrical Characteristics

				T _A = -	-40°C to +	85°C, R _L =	500Ω				
Symbol	Parameter		C _L =	50 pF			C _L =	30 pF		Units	
Зушьог	Farameter	$\text{V}_{\text{CC}} = 3.3\text{V} \pm 0.3\text{V}$		V _{CC} =	= 2.7V	V _{CC} = 2.	5 ± 0.2V	V _{CC} = 1.8	V ± 0.15V	Ullits	
		Min	Max	Min	Max	Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency	250		200		200		100		MHz	
t _{PHL} , t _{PLH}	Propagation Delay	1.3	4.0	1.5	5.4	1.0	4.9	1.5	9.8	ns	
	Bus-to-Bus (REGE = 0)	1.3	4.0	1.5	5.4	1.0	4.9	1.5	9.0	115	
t _{PHL} , t _{PLH}	Propagation Delay	1.3	4.6	1.5	6.3	1.0	5.8	1.5	9.8	ns	
	Clock to Bus (REGE = 1)	1.3	4.0	1.5	0.3	1.0	5.6	1.5	9.0	115	
t _{PHL} , t _{PLH}	Propagation Delay	1.3	5.4	1.5	6.9	1.0	6.4	1.5	9.8	ns	
	REGE to Bus	1.3	5.4	1.5	6.9	1.0	0.4	1.5	9.0	115	
t _{PZL} , t _{PZH}	Output Enable Time	1.3	4.8	1.5	6.6	1.0	6.1	1.5	9.8	ns	
t _{PLZ} , t _{PHZ}	Output Disable Time	1.3	4.8	1.5	5.4	1.0	4.9	1.5	8.8	ns	
t _S	Setup Time	1.0		1.0		1.0		2.5		ns	
t _H	Hold Time	0.7		0.7		0.7		1.0		ns	
t _W	Pulse Width	1.5		1.5		1.5		4.0		ns	

Capacitance

Symbol	Parameter		Conditions	T _A = +25°C		Units	
Symbol	Farameter		Conditions	v _{cc}	Typical	Offics	
C _{IN}	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF	
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF	
C _{PD}	Power Dissipation Capacitance O	outputs Enabled	f = 10 MHz, C _L = 0 pF	3.3	20	pF	
				2.5	20	ρı	

AC Loading and Waveforms





TABLE 1. Values for Figure 1

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	V _L
t_{PZH},t_{PHZ}	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f = 1MHz; t_r = t_f = 2ns; Z_0 = 50 Ω)

Symbol	V _{CC}							
	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8V ± 0.15V				
V_{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2				
V_{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2				
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V				
V_{Y}	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V				
V _L	6V	6V	V _{CC} *2	V _{CC} *2				






FIGURE 2. Waveform for Inverting and Non-Inverting Functions

FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and $$t_{\rm rec}$$ Waveforms




FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Resistors in the Outputs Physical Dimensions inches (millimeters) unless otherwise noted 14.0 ± 0.1 -A-8.1 (9.2 TYP 6.1 ± 0.1 -B-(5.6 TYP) 4.05 (1.8 TYP) △ 0.2 C B A (0.3 TYP) ALL LEAD TIPS LAND PATTERN RECOMMENDATION __ O.1 C SEE DETAIL A ALL LEAD TIPS (0.90)◆ 0.5 TYP 0.10 ± 0.05 TYP 0.17 - 0.27 TYP 0.09-0.20 TYP ⊕ 0.13 M A B S C S GAGE PLANE 0.25 00-80 SEATING PLANE 0.60 +0.15 DETAIL A TYPICAL MTD56 (REV I 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

Package Number MTD56

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com