

January 1990 Revised November 1999

# 74ACQ574 • 74ACTQ574 Quiet Series™ Octal D-Type Flip-Flop with 3-STATE Outputs

# **General Description**

The ACQ/ACTQ574 is a high-speed, low-power octal D-type flip-flop with a buffered Common Clock (CP) and a buffered common Output Enable  $(\overline{OE})$ . The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH clock (CP) transition.

ACQ/ACTQ574 utilizes FACT Quiet Series™ technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

The ACQ/ACTQ574 is functionally identical to the ACTQ374 but with different pin-out.

#### **Features**


- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of the package allowing easy interface with microprocessors
- Functionally identical to the ACQ/ACTQ374
- 3-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Faster prop delays than the standard AC/ACT574

# **Ordering Code:**

Order Number	Package Number	Package Description			
74ACQ574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body			
74ACQ574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74ACQ574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
74ACTQ574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body			
74ACTQ574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74ACTQ574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Device also available in Tape and Reel. Specify by appending suffix "X" to the ordering code.

# **Connection Diagram**




#### Pin Descriptions


Pin Names	Description				
D <sub>0</sub> –D <sub>7</sub>	Data Inputs				
СР	Clock Pulse Input				
ŌĒ	3-STATE Output Enable Input				
O <sub>0</sub> -O <sub>7</sub>	3-STATE Outputs				

FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

# **Logic Symbols**



#### IEEE/IEC



## **Functional Description**

The ACQ/ACTQ574 consists of eight edge-triggered flipflops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.


#### **Function Table**

ı	nputs	5	Internal	Outputs	
ŌE	СР	D	Q	O <sub>N</sub>	Function
Н	Н	L	NC	Z	Hold
Н	Н	Н	NC	Z	Hold
Н		L	L	Z	Load
Н		Н	Н	Z	Load
L	~	L	L	L	Data Available
L		Н	Н	Н	Data Available
L	Н	L	NC	NC	No Change in Data
L	Н	Н	NC	NC	No Change in Data

- H = HIGH Voltage Level L = LOW Voltage Level

- NC = No Change

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# **Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V_{\text{I}})} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $\begin{aligned} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{aligned}$ 

DC Output Voltage ( $V_O$ ) -0.5V to  $V_{CC} + 0.5V$ 

DC Output Source

or Sink Current ( $I_O$ )  $\pm 50 \text{ mA}$ 

DC V<sub>CC</sub> or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ )  $\pm 50$  mA Storage Temperature ( $T_{STG}$ )  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 

DC Latch-Up Source or

Sink Current ±300 mA

Junction Temperature  $(T_J)$ 

PDIP 140°C

# Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>)

 $\begin{array}{ccc} ACQ & 2.0 V \text{ to } 6.0 V \\ ACTQ & 4.5 V \text{ to } 5.5 V \\ Input \ Voltage \ (V_I) & 0 V \text{ to } V_{CC} \\ Output \ Voltage \ (V_O) & 0 V \text{ to } V_{CC} \\ \end{array}$ 

Output voltage ( $v_O$ ) Overating Temperature ( $T_A$ )  $-40^{\circ}$ C to +85 $^{\circ}$ C

Minimum Input Edge Rate ΔV/Δt

ACQ Devices

 $V_{\mbox{\footnotesize{IN}}}$  from 30% to 70% of  $V_{\mbox{\footnotesize{CC}}}$ 

 $V_{CC} @ 3.0V, 4.5V, 5.5V$  125 mV/ns

Minimum Input Edge Rate  $\Delta V/\Delta t$ 

ACTQ Devices

V<sub>IN</sub> from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V 125 mV/ns

to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics for ACQ**

Symbol	Parameter	V <sub>CC</sub>	$T_A = $	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Syllibol		(V)	Typ Gua		aranteed Limits	Ullits	Conditions	
/ <sub>IH</sub>	Minimum HIGH Level	3.0	1.5	2.1	2.1		V <sub>OUT</sub> = 0.1V	
	Input Voltage	4.5	2.25	3.15	3.15	V	or V <sub>CC</sub> – 0.1V	
		5.5	2.75	3.85	3.85			
/ <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		V <sub>OUT</sub> = 0.1V	
	Input Voltage	4.5	2.25	1.35	1.35	V	or V <sub>CC</sub> – 0.1V	
		5.5	2.75	1.65	1.65			
/он	Minimum HIGH Level	3.0	2.99	2.9	2.9			
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$	
		5.5	5.49	5.4	5.4			
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note 2	
OL.	Maximum LOW Level	3.0	0.002	0.1	0.1			
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$	
		5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
IN	Maximum Input	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$ , GND	
Note 4)	Leakage Current			_0		μ	. 55	
OLD	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
OHD	Output Current (Note 3)	5.5			-75	mA	$V_{OHD} = 3.85V Min$	
СС	Maximum Quiescent	5.5		4.0	40.0	μА	$V_{IN} = V_{CC}$	
Note 4)	Supply Current	0.0		4.0	40.0	μ	or GND	
OZ	Maximum 3-STATE						$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$	
	Leakage Current	5.5		±0.25	±2.5	μΑ	$V_I = V_{CC}$ , GND	
							$V_O = V_{CC}$ , GND	

# 74ACQ574 • 74ACTQ574

# DC Electrical Characteristics for ACQ (Continued)

Symbol	Parameter	V <sub>CC</sub>		+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
C)20.		(V)	Typ Gua		aranteed Limits	•	Containone	
V <sub>OLP</sub>	Quiet Output  Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5		V	Figure 1, Figure 2 (Note 5)(Note 6)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2		V	Figure 1, Figure 2 (Note 5)(Note 6)	
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	3.1	3.5		٧	(Note 5)(Note 7)	
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	1.9	1.5		V	(Note 5)(Note 7)	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4:  $I_{IN}$  and  $I_{CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{CC}$ .

Note 5: DIP package

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.

Note 7: Maximum number of data inputs (n) switching. (n–1) inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold  $(V_{ILD})$ , 0V to threshold  $(V_{IHD})$ . f = 1 MHz.

### **DC Electrical Characteristics for ACTQ**

Parameter	v <sub>cc</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Unito	Conditions	
Farameter	(V)	Тур	Gu	aranteed Limits	Ullits	Conditions	
Minimum HIGH Level	4.5	1.5	2.0	2.0		V <sub>OUT</sub> = 0.1V	
Input Voltage	5.5	1.5	2.0	2.0	V	or V <sub>CC</sub> – 0.1V	
Maximum LOW Level	4.5	1.5	0.8	0.8	\/	V <sub>OUT</sub> = 0.1V	
Input Voltage	5.5	1.5	0.8	0.8	V	or V <sub>CC</sub> – 0.1V	
Minimum HIGH Level	4.5	4.49	4.4	4.4		$I_{OLIT} = -50 \mu\text{A}$	
Output Voltage	5.5	5.49	5.4	5.4	V	1 <sub>OUT</sub> = -50 μA	
						$V_{IN} = V_{IL}$ or $V_{IH}$	
	4.5		3.85	3.76	V	I <sub>OH</sub> = -24 mA	
	5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 8)	
Maximum LOW Level	4.5	0.001	0.1	0.1		. 50 4	
Output Voltage	5.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$	
						$V_{IN} = V_{IL}$ or $V_{IH}$	
	4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA	
	5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 8)	
Maximum Input Leakage Current	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$ , GND	
Maximum 3-STATE	E E		±0.25	+2.5		$V_I = V_{IL}, V_{IH}$	
Leakage Current	5.5		±0.25	±2.5	μА	$V_O = V_{CC}$ , GND	
Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
Output Current (Note 9)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
Maximum Quiescent	E E		4.0	40.0		$V_{IN} = V_{CC}$	
Supply Current	3.3		4.0	40.0	μΛ	or GND	
Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2	
Maximum Dynamic V <sub>OL</sub>	3.0	1.1	1.5		V	(Note 10)(Note 11)	
Quiet Output	E 0	0.6	1.2		V	Figure 1, Figure 2	
Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2		V	(Note 10)(Note 11)	
Minimum HIGH Level	5.0	1.0	2.2		V	(Note 10)(Note 12)	
Dynamic Input Voltage	3.0	1.5	2.2		v	(14018 10)(14018 12)	
Maximum LOW Level	5.0	12	0.8		V	(Note 10)(Note 12)	
Dynamic Input Voltage	J.0	1.2	0.0			(14010-10)(14010-12)	
	Input Voltage  Maximum LOW Level Input Voltage  Minimum HIGH Level Output Voltage  Maximum LOW Level Output Voltage  Maximum LOW Level Output Voltage  Maximum Input Leakage Current Maximum 3-STATE Leakage Current Maximum I <sub>CC</sub> /Input Minimum Dynamic Output Current (Note 9)  Maximum Quiescent Supply Current Quiet Output Maximum Dynamic V <sub>OL</sub> Quiet Output Minimum Dynamic V <sub>OL</sub> Minimum Dynamic V <sub>OL</sub> Minimum HIGH Level Dynamic Input Voltage  Maximum LOW Level	Minimum HIGH Level	Name	Name	Name	National High Level   4.5   1.5   2.0   2.0   V	

Note 8: All outputs loaded; thresholds on input associated with output under test.

Note 9: Maximum test duration 2.0 ms, one output loaded at a time.

Note 10: DIP package.

 $\textbf{Note 11:} \ \text{Max number of outputs defined as (n).} \ \text{Data inputs are driven 0V to 3V.} \ \text{One output @ GND.}$ 

#### DC Electrical Characteristics for ACTQ (Continued)

Note 12: Max number of data inputs (n) switching, (n-1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold  $(V_{ILD})$ , 0V to threshold  $(V_{ILD})$ , 6V to thresho

# **AC Electrical Characteristics for ACQ**

		V <sub>CC</sub>	$T_A = +25^{\circ}C$			T <sub>A</sub> = -40°		
Symbol	Parameter	(V)		$C_L = 50 \ pF$		C <sub>L</sub> =	Units	
		(Note 13)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock	3.3	75			70		MHz
	Frequency	5.0	90			85		IVITIZ
t <sub>PLH</sub>	Propagation Delay	3.3	3.0	9.5	13.0	3.0	13.5	ns
$t_{PHL}$	CP to $\overline{O}_n$	5.0	2.0	6.5	8.5	2.0	9.0	
t <sub>PZH</sub>	Output Enable Time	3.3	3.0	9.5	13.0	3.0	13.5	ns
$t_{PZL}$		5.0	2.0	6.5	8.5	2.0	9.0	115
t <sub>PHZ</sub>	Output Disable Time	3.3	1.0	9.5	14.5	1.0	15.0	ns
$t_{PLZ}$		5.0	1.0	8.0	9.5	1.0	10.0	115
toshl	Output to Output Skew (Note 14)	3.3		1.0	1.5		1.5	ns
t <sub>OSLH</sub>	CP to $\overline{O}_n$	5.0		0.5	1.0		1.0	115

Note 13: Voltage Range 5.0 is 5.0V ± 0.5V

Voltage Range 3.3 is 3.3V  $\pm~0.3\text{V}$ 

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# **AC Operating Requirements for ACQ**

Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = +25$ °C $C_L = 50 \text{ pF}$		$T_A = -40$ °C to +85°C $C_L = 50$ pF	Units	
		(Note 15)	Тур	Guar	anteed Minimum		
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	0	3.0	3.0	no	
	D <sub>n</sub> to CP	5.0	0	3.0	3.0	ns	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	0	1.5	1.5	no	
	D <sub>n</sub> to CP	5.0	0	1.5	1.5	ns	
t <sub>W</sub>	CP Pulse Width,	3.3	2.0	4.0	4.0	20	
	HIGH or LOW	5.0	2.0	4.0	4.0	ns	

Note 15: Voltage Range 5.0 is  $5.0\text{V} \pm 0.5\text{V}$ 

Voltage Range 3.3 is 3.3V  $\pm$  0.3V

# **AC Electrical Characteristics for ACTQ**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>I</sub> = 50 pF			$T_A = -40$ °C to +85°C $C_1 = 50$ pF		Units
- I		(Note 16)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	85			80		MHz
t <sub>PLH</sub>	Propagation Delay CP to $\overline{O}_n$	5.0	2.0	7.0	9.0	2.0	9.5	ns
t <sub>PZH</sub>	Output Enable Time	5.0	2.0	7.0	9.0	2.0	9.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	5.0	1.0	8.0	10.0	1.0	10.5	ns
t <sub>OSHL</sub>	Output to Output Skew (Note 17) CP to On	5.0		0.5	1.0		1.0	ns

Note 16: Voltage Range 5.0 is  $5.0V \pm 0.5V$ .

Note 17: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# AC Operating Requirements for ACTQ

Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = +25$ °C $C_L = 50 \text{ pF}$		$T_A = -40$ °C to +85°C $C_L = 50$ pF	Units
		(Note 18)	Тур	Guara	anteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to CP	5.0	0	3.0	3.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP	5.0	0	1.5	1.5	ns
t <sub>W</sub>	CP Pulse Width, HIGH or LOW	5.0	2.0	4.0	4.0	ns

**Note 18:** Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

# Capacitance

Symbol	Symbol Parameter		Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	40.0	pF	$V_{CC} = 5.0V$

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


#### Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



**Note 20:** Input pulses have the following characteristics: f = 1 MHz,  $t_r = 3$  ns,  $t_f = 3$  ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

#### V<sub>OLP</sub>/V<sub>OLV</sub> and V<sub>OHP</sub>/V<sub>OHV</sub>:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case for active and enable transition. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

#### V<sub>ILD</sub> and V<sub>IHD</sub>:

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns.
   Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body Package Number M20B

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.6±0.10 0.40 TYP --A-5.01 TYP 5.3±0.10 9.27 TYP 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.-0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 1.8±0.1 -C-L <sub>0.15±0.05</sub> 0.15-0.25 1.27 TYP 0.35-0.51 ⊕ 0.12 **(** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 -M20DRevB1 DETAIL A 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com