

## 74ACTQ16543

### 16-Bit Registered Transceiver with 3-STATE Outputs

#### General Description

The ACTQ16543 contains sixteen non-inverting transceivers containing two sets of D-type registers for temporary storage of data flowing in either direction. Each byte has separate control inputs which can be shorted together for full 16-bit operation. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent input and output control in either direction of data flow.

The ACTQ16543 utilizes Fairchild Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector for superior performance.

#### Features


- Utilizes Fairchild FACT Quiet Series technology
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin output skew
- Independent registers for A and B buses
- Separate controls for data flow in each direction
- Back-to-back registers for storage
- Multiplexed real-time and stored data transfers
- Separate control logic for each byte
- 16-bit version of the ACTQ543
- Outputs source/sink 24 mA
- Additional specs for Multiple Output Switching
- Output loading specs for both 50 pF and 250pF loads

#### Ordering Code:

Order Number	Package Number	Package Description
74ACTQ16543SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACTQ16543MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### Logic Symbol




#### Pin Descriptions

Pin Names	Descriptions
OEAB <sub>n</sub>	A-to-B Output Enable Input (Active LOW)
OEBA <sub>n</sub>	B-to-A Output Enable Input (Active LOW)
CEAB <sub>n</sub>	A-to-B Enable Input (Active LOW)
CEBA <sub>n</sub>	B-to-A Enable Input (Active LOW)
LEAB <sub>n</sub>	A-to-B Latch Enable Input (Active LOW)
LEBA <sub>n</sub>	B-to-A Latch Enable Input (Active LOW)
A <sub>0</sub> –A <sub>15</sub>	A-to-B Data Inputs or B-to-A 3-STATE Outputs
B <sub>0</sub> –B <sub>15</sub>	B-to-A Data Inputs or A-to-B 3-STATE Outputs

FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

## Connection Diagram

Pin Assignment for SSOP and TSSOP



## Functional Description

The ACTQ16543 contains sixteen non-inverting transceivers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The following description applies to each byte. For data flow from A to B, for example, the A-to-B Enable ( $\overline{CEAB}_n$ ) input must be LOW in order to enter data from  $A_0$ – $A_{15}$  or take data from  $B_0$ – $B_{15}$ , as indicated in the Data I/O Control Table. With  $\overline{CEAB}_n$  LOW, a LOW signal on the A-to-B Latch Enable ( $\overline{LEAB}_n$ ) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the  $\overline{LEAB}_n$  signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With  $\overline{CEAB}_n$  and  $\overline{OEAB}_n$  both LOW, the 3-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the  $\overline{CEBA}_n$ ,  $\overline{LEBA}_n$  and  $\overline{OEBA}_n$  inputs.

Data I/O Control Table

Inputs			Latch Status (Byte n)	Output Buffers (Byte n)
$\overline{CEAB}_n$	$\overline{LEAB}_n$	$\overline{OEAB}_n$		
H	X	X	Latched	High Z
X	H	X	Latched	—
L	L	X	Transparent	—
X	X	H	—	High Z
L	X	L	—	Driving

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial


A-to-B data flow shown; B-to-A flow control

is the same, except using  $\overline{CEBA}_n$ ,  $\overline{LEBA}_n$  and  $\overline{OEBA}_n$

## Logic Diagrams



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ )	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current ( $I_{OK}$ )	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage ( $V_O$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Source/Sink Current ( $I_O$ )	$\pm 50$ mA
DC $V_{CC}$ or Ground Current	
per Output Pin	$\pm 50$ mA
Storage Temperature	-65°C to +150°C

**Recommended Operating Conditions**

Supply Voltage ( $V_{CC}$ )	4.5V to 5.5V
Input Voltage ( $V_I$ )	0V to $V_{CC}$
Output Voltage ( $V_O$ )	0V to $V_{CC}$
Operating Temperature ( $T_A$ )	-40°C to +85°C
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	125 mV/ns
$V_{IN}$ from 0.8V to 2.0V	
$V_{CC}$ @ 4.5V, 5.5V	

**Note 1:** Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

**DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = −40°C to+85°C	Units	Conditions
			Typ	Guaranteed Limits			
V <sub>IH</sub>	Minimum HIGH Input Voltage	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V
		5.5	1.5	2.0	2.0		or V <sub>CC</sub> − 0.1V
V <sub>IL</sub>	Maximum LOW Input Voltage	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V
		5.5	1.5	0.8	0.8		or V <sub>CC</sub> − 0.1V
V <sub>OH</sub>	Minimum HIGH Output Voltage	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = −50 μA
		5.5	5.49	5.4	5.4		
		4.5		3.86	3.76	V	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
		5.5		4.86	4.76		I <sub>OH</sub> = −24 mA
V <sub>OL</sub>	Maximum LOW Output Voltage	4.5	0.001	0.1	0.1	V	I <sub>OH</sub> = −24 mA (Note 2)
		5.5	0.001	0.1	0.1		I <sub>OUT</sub> = 50 μA
		4.5		0.36	0.44	V	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA
I <sub>OZT</sub>	Maximum I/O Leakage Current	5.5		±0.5	±5.0	μA	I <sub>OL</sub> = 24 mA (Note 2)
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	V <sub>I</sub> = V <sub>IL</sub> , V <sub>IH</sub> V <sub>O</sub> = V <sub>CC</sub> , GND
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	V <sub>I</sub> = V <sub>CC</sub> − 2.1V
I <sub>CC</sub>	Max Quiescent Supply Current	5.5		8.0	80.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 3)				−75	mA	V <sub>OHD</sub> = 3.85V Min
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	0.5	0.8		V	Figure 1, Figure 2 (Note 5)(Note 6)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	−0.5	−0.8		V	Figure 1, Figure 2 (Note 5)(Note 6)
V <sub>OHP</sub>	Maximum Overshoot	5.0	V <sub>OH</sub> + 1.0	V <sub>OH</sub> + 1.5		V	Figure 1, Figure 2 (Note 4)(Note 6)
V <sub>OHV</sub>	Minimum V <sub>CC</sub> Droop	5.0	V <sub>OH</sub> − 1.0	V <sub>OH</sub> − 1.8		V	Figure 1, Figure 2 (Note 4)(Note 6)
V <sub>IHD</sub>	Minimum HIGH Dynamic Input Voltage Level	5.0	1.7	2.0		V	(Note 4)(Note 7)
V <sub>ILD</sub>	Maximum LOW Dynamic Input Voltage Level	5.0	1.2	0.8		V	(Note 4)(Note 7)

**Note 2:** All outputs loaded; thresholds associated with output under test.

**Note 3:** Maximum test duration 2.0 ms; one output loaded at a time.

**Note 4:** Worst case package.

**DC Electrical Characteristics** (Continued)

**Note 5:** Maximum number of outputs that can switch simultaneously is  $n$ . ( $n - 1$ ) outputs are switched LOW and one output held LOW.

**Note 6:** Maximum number of outputs that can switch simultaneously is  $n$ . ( $n - 1$ ) outputs are switched HIGH and one output held HIGH.

**Note 7:** Maximum number of data inputs ( $n$ ) switching. ( $n - 1$ ) inputs switching 0V to 3V Input under test switching 3V to threshold ( $V_{ILD}$ ).

**AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V) (Note 8)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Units
			Min	Typ	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	5.0	3.8	5.9	8.3	3.0	9.0	ns
t <sub>PHL</sub>	Transparent Mode A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub>		3.5	5.5	7.9	2.6	8.5	
t <sub>PLH</sub>	Propagation Delay	5.0	4.7	6.9	9.8	3.4	10.8	ns
t <sub>PHL</sub>	$\overline{LEBA}_n$ , $\overline{LEAB}_n$ to A <sub>n</sub> , B <sub>n</sub>		3.9	6.3	9.0	3.1	9.8	
t <sub>PZH</sub>	Output Enable Time	5.0	4.2	6.3	9.2	3.0	9.9	ns
t <sub>PZL</sub>	$\overline{OEBA}_n$ or $\overline{OEAB}_n$ to A <sub>n</sub> or B <sub>n</sub> $\overline{CEBA}_n$ or $\overline{CEAB}_n$ to A <sub>n</sub> or B <sub>n</sub>		4.9	7.3	10.3	3.6	10.3	
t <sub>PHZ</sub>	Output Disable Time	5.0	2.8	5.2	8.0	2.1	8.3	ns
t <sub>PLZ</sub>	$\overline{OEBA}_n$ or $\overline{OEAB}_n$ to A <sub>n</sub> or B <sub>n</sub> $\overline{CEBA}_n$ or $\overline{CEAB}_n$ to A <sub>n</sub> or B <sub>n</sub>		2.6	5.0	7.6	2.0	8.1	

**Note 8:** Voltage Range 5.0 is 5.0V ±0.5V.

**AC Operating Requirements**

Symbol	Parameter	V <sub>CC</sub> (V) (Note 9)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = −40°C to +85°C C <sub>L</sub> = 50 pF	Units
			Typ	Guaranteed Minimum		
t <sub>S</sub>	Setup Time, HIGH or LOW A <sub>n</sub> or B <sub>n</sub> to $\overline{LEBA}_n$ or $\overline{LEAB}_n$	5.0		3.0	3.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW A <sub>n</sub> or B <sub>n</sub> to $\overline{LEBA}_n$ or $\overline{LEAB}_n$	5.0		1.5	1.5	ns
t <sub>W</sub>	Latch Enable, B to A Pulse Width, LOW	5.0		4.0	4.0	ns

**Note 9:** Voltage Range 5.0 is 5.0V ±0.5V

## Extended AC Electrical Characteristics

Symbol	Parameter	$T_A = -40$ to $+85^{\circ}\text{C}$ $V_{CC} = \text{Com}$ $C_L = 50 \text{ pF}$ 16 Outputs Switching (Note 10)			$T_A = -40$ to $+85^{\circ}\text{C}$ $V_{CC} = \text{Com}$ $C_L = 250 \text{ pF}$ (Note 11)		Units
		Min	Typ	Max	Min	Max	
$t_{PLH}$	Propagation Delay	4.5		11.1	5.8	14.3	ns
$t_{PHL}$	Transparent Mode $A_n$ to $B_n$ or $B_n$ to $A_n$	3.7		9.6	5.1	13.4	
$t_{PLH}$	Propagation Delay	4.3		11.3	6.2	16.3	ns
$t_{PHL}$	$\overline{LEBA}_n$ , $\overline{LEAB}_n$ to $A_n$ , $B_n$	3.7		9.7	5.8	14.9	
$t_{PZH}$	Output Enable Time	4.0		10.7	(Note 12)		ns
$t_{PZL}$	$\overline{OEBA}_n$ or $\overline{OEAB}_n$ to $A_n$ or $B_n$ $\overline{CEBA}_n$ or $\overline{CEAB}_n$ to $A_n$ or $B_n$	4.3		11.3			
$t_{PHZ}$	Output Disable Time	3.0		8.0	(Note 13)		ns
$t_{PLZ}$	$\overline{OEBA}_n$ or $\overline{OEAB}_n$ to $A_n$ or $B_n$ $\overline{CEBA}_n$ or $\overline{CEAB}_n$ to $A_n$ or $B_n$	2.8		7.6			
$t_{OSHL}$ (Note 14)	Pin to Pin Skew HL Data to Output			1.1			ns
$t_{OSLH}$ (Note 14)	Pin to Pin Skew LH Data to Output			1.4			ns
$t_{OSHL}$ (Note 14)	Pin to Pin Skew Latch to Output			2.6			ns
$t_{OSLH}$ (Note 14)	Pin to Pin Skew Latch to Output			1.0			ns
$t_{OST}$ (Note 14)	Pin to Pin Skew Data to Output			1.0			ns
$t_{OST}$ (Note 14)	Pin to Pin Skew Latch to Output			2.2			ns

**Note 10:** This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

**Note 11:** This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

**Note 12:** 3-STATE delays are load dominated and have been excluded from the datasheet.

**Note 13:** The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

**Note 14:** Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW ( $t_{OSHL}$ ), LOW to HIGH ( $t_{OSLH}$ ), or any combination switching LOW to HIGH and/or HIGH to LOW ( $t_{OST}$ ).

## Capacitance

Symbol	Parameter	Typ	Units	Conditions
$C_{IN}$	Input Capacitance	4.5	pF	$V_{CC} = 5.0\text{V}$
$C_{PD}$	Power Dissipation.Capacitance	95.0	pF	$V_{CC} = 5.0\text{V}$

## FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

### Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

### Procedure:

1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω.
2. Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
3. Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.



$V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference.

Input pulses have the following characteristics:  $f = 1$  MHz,  $t_r = 3$  ns,  $t_f = 3$  ns, skew < 150 ps.

**FIGURE 1. Quiet Output Noise Voltage Waveforms**


5. Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
6. Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.

$V_{OLP}/V_{OLV}$  and  $V_{OHP}/V_{OHV}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure  $V_{OLP}$  and  $V_{OLV}$  on the quiet output during the worst case transition for active and enable. Measure  $V_{OHP}$  and  $V_{OHV}$  on the quiet output during the worst case for active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.


$V_{ILD}$  and  $V_{IHD}$ :

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level,  $V_{IL}$ , until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds  $V_{IL}$  limits, or on output HIGH levels that exceed  $V_{IH}$  limits. The input LOW voltage level at which oscillation occurs is defined as  $V_{ILD}$ .
- Next decrease the input HIGH voltage level,  $V_{IH}$ , until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds  $V_{IL}$  limits, or on output HIGH levels that exceed  $V_{IH}$  limits. The input HIGH voltage level at which oscillation occurs is defined as  $V_{IHD}$ .
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability on the measurements.




**FIGURE 2. Simultaneous Switching Test Circuit**

# Physical Dimensions inches (millimeters) unless otherwise noted





# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Package Number MTD56**

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)