## FAIRCHILD

SEMICONDUCTOR

# 74ACT825 8-Bit D-Type Flip-Flop

#### **General Description**

The ACT825 is an 8-bit buffered register. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included are multiple enables that allow multiuse control of the interface. The ACT825 has noninverting outputs.

#### Features

- Outputs source/sink 24 mA
- Inputs and outputs are on opposite sides
- TTL compatible inputs


July 1988 Revised September 2000

#### Ordering Code:

Order Number	Package Number	Package Description				
74ACT825SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
74ACT825MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
74ACT825SPC N24C 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide						
Device also available in	Device also available in Tane and Real. Specify by appending suffix letter "X" to the ordering code					

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### **Logic Symbols**



#### **Connection Diagram**

OE1-	1	$\bigcirc$	24	-v <sub>cc</sub>
OE <sub>2</sub>	2		23	$-\overline{OE}_3$
D0-	3		22	-00 <sup>°</sup>
D1 -	4		21	-0 <sub>1</sub>
D <sub>2</sub> -	5		20	-0 <sub>2</sub>
D3-	6		19	-0 <sub>3</sub>
D4 -	7		18	-0 <sub>4</sub>
D5-	8		17	-0 <sub>5</sub>
D <sub>6</sub> -	9		16	-0 <sub>6</sub>
D7 -	10		15	-0 <sub>7</sub>
CLR -	11		14	— ĒN
GND —	12		13	— СР

#### **Pin Descriptions**

Pin Names	Description			
D <sub>0</sub> -D <sub>7</sub>	Data Inputs			
O <sub>0</sub> O <sub>7</sub>	Data Outputs			
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3$	Output Enables			
EN	Clock Enable			
CLR	Clear			
СР	Clock Input			

FACT<sup>™</sup> is a trademark of Fairchild Semiconductor.

#### © 2000 Fairchild Semiconductor Corporation DS009895

#### **Functional Description**

The ACT825 consists of eight D-type edge-triggered flipflops. These devices have 3-STATE outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable (OE) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With  $\overline{OE}_1$ ,  $\overline{OE}_2$  and  $\overline{OE}_3$ LOW, the contents of the flip-flops are available at the outputs. When one of  $\overline{OE}_1$ ,  $\overline{OE}_2$  or  $\overline{OE}_3$  is HIGH, the outputs go to the high impedance state.

Operation of the  $\overline{\text{OE}}$  input does not affect the state of the flip-flops. The ACT825 has Clear (CLR) and Clock Enable (EN) pins. These pins are ideal for parity bus interfacing in high performance systems.

When  $\overline{\text{CLR}}$  is LOW and  $\overline{\text{OE}}$  is LOW, the outputs are LOW. When  $\overline{\text{CLR}}$  is HIGH, data can be entered into the flip-flops. When EN is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When EN is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

#### **Function Table**


		Inputs		Internal	Output			
OE	CLR	EN	СР	D <sub>n</sub>	Q	0	Function	
Н	Х	L	~	L	L	Z	High-Z	
н	Х	L	~	н	н	Z	High-Z	
н	L	х	х	х	L	Z	Clear	
L	L	х	х	х	L	L	Clear	
н	н	н	х	х	NC	Z	Hold	
L	н	н	х	х	NC	NC	Hold	
н	н	L	~	L	L	Z	Load	
н	н	L	~	н	н	Z	Load	
L	н	L	~	L	L	L	Load	
L	н	L	~	н	н	н	Load	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial Z = High Impedance

 $rac{1}{2}$  = LOW-to-HIGH Transition NC = No Change



#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to 7.0V
DC Input Diode Current (IIK)	
$V_{1} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	–0.5V to V <sub>CC</sub> +0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	+0.5V
DC Output Source or Sink Current (I <sub>O</sub> )	$\pm$ 50 mA
DC $V_{CC}$ or Ground Current	
Per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	$\pm$ 50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Junction Temperature (T <sub>J</sub> )	
PDIP	140°C

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^\circ C$ to $+85^\circ C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	125 mV/ns
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	

74ACT825

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

### **DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ $T_A = 25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions		
Symbol	i aranteter	(V)	Тур	Gu	aranteed Limits	Units	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	v	or V <sub>CC</sub> –0.1V	
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	v	or V <sub>CC</sub> –0.1V	
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	L _ E0 A	
	Output Voltage	5.5	5.49	5.4	5.4	v	I <sub>OUT</sub> = -50 μA	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 2)	
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	L 50A	
	Output Voltage	5.5	0.001	0.1	0.1	v	I <sub>OUT</sub> = 50 μA	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}, GND$	
I <sub>OZ</sub>	Maximum	5.5		±0.5	±5.0	μA	$V_{I} = V_{IL}, V_{IH}$	
	3-STATE Current	5.5		10.5	10.0	μΛ	$V_{O} = V_{CC}, GND$	
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		8.0	80	μA	$V_{IN} = V_{CC}$ or GND	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

		V <sub>CC</sub>		$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		
Symbol	Parameter	(V)	C <sub>L</sub> = 50 pF			C <sub>L</sub> = 50 pF		Units
	Farameter	(Note 4)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	120	158		109		MHz
t <sub>PLH</sub>	Propagation Delay CP to O <sub>n</sub>	5.0	1.5	5.5	9.5	1.5	10.5	ns
t <sub>PHL</sub>	Propagation Delay CP to O <sub>n</sub>	5.0	2.0	5.5	9.5	1.5	10.5	ns
t <sub>PHL</sub>	Propagation Delay CLR to O <sub>n</sub>	5.0	2.5	8.0	13.5	2.0	15.5	ns
t <sub>PZH</sub>	Output Enable Time	5.0	1.5	6.0	10.5	1.5	11.5	ns
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	6.5	11.0	1.5	12.0	ns
t <sub>PHZ</sub>	Output Disable Time OE to O <sub>n</sub>	5.0	1.5	6.5	11.0	1.5	12.0	ns
t <sub>PLZ</sub>	Output Disable Time	5.0	1.5	6.0	10.5	1.5	11.5	ns

Note 4: Voltage Range 5.0 is  $5.0V\pm0.5V$ 

# AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 5)	Тур	Gua	ranteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to CP	5.0	0.5	2.5	2.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP	5.0	0	2.5	2.5	ns
t <sub>S</sub>	Setup Time, HIGH or LOW EN to CP	5.0	0	2.0	2.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW EN to CP	5.0	0	1.0	1.0	ns
t <sub>W</sub>	CP Pulse Width HIGH or LOW	5.0	2.5	4.5	5.5	ns
t <sub>W</sub>	CLR Pulse Width, LOW	5.0	3.0	5.5	5.5	ns
t <sub>REC</sub>	CLR to CP Recovery Time	5.0	1.5	3.5	4.0	ns

Note 5: Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	44	pF	$V_{CC} = 5.0V$

