

November 1988 Revised November 1999

# 74ACT534 Octal D-Type Flip-Flop with 3-STATE Outputs

### **General Description**

The ACT534 is a high-speed, low-power octal D-type flipflop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable  $(\overline{\text{OE}})$  are common to all flipflops. The ACT534 is the same as the ACT374 except that the outputs are inverted.

### **Features**


- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- 3-STATE outputs for bus-oriented applications
- Outputs source/sink 24 mA
- ACT534 has TTL-compatible inputs
- Inverted output version of ACT374


# **Ordering Code:**

Order Number Package Number			Package Description
l	74ACT534SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
	74ACT534SJ M20D		20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
ı	74ACT534PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

## **Logic Symbols**





### **Connection Diagram**



# **Pin Descriptions**

Pin Names	Description				
D <sub>0</sub> -D <sub>7</sub>	Data Inputs				
CP	Clock Pulse Input				
ŌĒ	3-STATE Output Enable Input				
$\overline{O}_0$ – $\overline{O}_7$	Complementary 3-STATE Outputs				

FACT™ is a trademark of Fairchild Semiconductor Corporation.

# **Functional Description**

The ACT534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP)


transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{\text{OE}}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the flip-flops.

#### **Function Table**

	Output		
СР	OE	D	ō
~	L	Н	L
~	L	L	н
L	L	X	$\overline{O}_0$
Х	Н	X	Z

- Z = High Impedance $\overline{O}_0 = \text{Value stored from previous clock cycle}$

# **Logic Diagram**



 $\bar{0}_0 \qquad \bar{0}_1 \qquad \bar{0}_2 \qquad \bar{0}_3 \qquad \bar{0}_4 \qquad \bar{0}_5 \qquad \bar{0}_6$  Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation decreases.

# **Absolute Maximum Ratings**(Note 1)

-0.5V to +7.0V Supply Voltage (V<sub>CC</sub>)

DC Input Diode Current (I<sub>IK</sub>)

-20 mA  $V_I = V_{CC} + 0.5V$ +20 mA

DC Input Voltage (V<sub>I</sub>) -0.5V to  $V_{CC} + 0.5V$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} = -0.5V$ -20 mA

 $V_O = V_{CC} + 0.5V$ +20 mA DC Output Voltage (V<sub>O</sub>) -0.5V to  $V_{CC} + 0.5V$ 

DC Output Source

 $V_I = -0.5V$ 

or Sink Current (I<sub>O</sub>) ±50 mA

DC V<sub>CC</sub> or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ ) ±50 mA

Storage Temperature (T<sub>STG</sub>) -65°C to +150°C

Junction Temperature (T<sub>J</sub>)

PDIP 140°C

# **Recommended Operating Conditions**

Supply Voltage (V<sub>CC</sub>) 4.5V to 5.5V 0V to V<sub>CC</sub> Input Voltage (V<sub>I</sub>)

Output Voltage (V<sub>O</sub>) 0V to  $V_{CC}$ Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Minimum Input Edge Rate  $(\Delta V/\Delta t)$ 

V<sub>IN</sub> from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Зуппоп	i arameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	v	or V <sub>CC</sub> – 0.1V	
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	V	or V <sub>CC</sub> – 0.1V	
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	V	10UT = -50 μΑ	
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$	
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v	1 <sub>OUT</sub> = 50 μA	
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μА	$V_{I} = V_{CC}$ , GND	
	Leakage Current	5.5		±0.1			$v_1 = v_{CC}$ , GND	
l <sub>OZ</sub>	Maximum 3-STATE	5.5		±0.25	±2.5	μА	$V_I = V_{IL}, V_{IH}$	
	Current	5.5					$V_O = V_{CC}$ , GND	
I <sub>CCT</sub>	Maximum	5.5	0.6		1.5	mA	$V_1 = V_{CC} - 2.1V$	
	I <sub>CC</sub> /Input	3.3	0.6		1.5		vI = vCC = 2.1v	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
Icc	Maximum Quiescent	5.5		4.0	40.0	μА	$V_{IN} = V_{CC}$	
	Supply Current	5.5			40.0		or GND	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

# **AC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub> (V)	$T_A = +25$ °C $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$		Units
		(Note 4)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	5.0		100		120		MHz
t <sub>PLH</sub>	Propagation Delay $\operatorname{CP}$ to $\overline{Q}_{n}$	5.0	2.5	6.5	11.5	2.0	12.5	ns
t <sub>PHL</sub>	Propagation Delay $\overline{Q}_n$	5.0	2.0	6.0	10.5	2.0	12.0	ns
t <sub>PZH</sub>	Output Enable Time	5.0	2.5	6.5	12.0	2.0	12.5	ns
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	6.0	11.0	2.0	11.5	ns
t <sub>PHZ</sub>	Output Disable Time	5.0	1.5	7.0	12.5	1.0	13.5	ns
t <sub>PLZ</sub>	Output Disable Time	5.0	1.5	5.5	10.5	1.0	10.5	ns

Note 4: Voltage Range 5.0 is 5.0V ± 0.5V


# **AC Operating Requirements**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$	Units
		(Note 5)	Тур	Guaranteed Minimum		
t <sub>S</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to CP	5.0	1.0	3.5	4.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP	5.0	-1.0	1.0	1.5	ns
t <sub>W</sub>	CP Pulse Width HIGH or LOW	5.0	2.0	3.5	3.5	ns


Note 5: Voltage Range 5.0 is 5.0V ± 0.5V


# Capacitance

Symbol Parameter		Тур	Units	Conditions		
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN		
C <sub>PD</sub>	Power Dissipation Capacitance	40.0	pF	$V_{CC} = 5.0V$		



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body Package Number M20B





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com