

November 1988 Revised November 1999

## 74ACT258

# **Quad 2-Input Multiplexer with 3-STATE Outputs**

#### **General Description**

The ACT258 is a quad 2-input multiplexer with 3-STATE outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable  $\overline{(OE)}$  input, allowing the outputs to interface directly with bus-oriented systems.

#### **Features**

- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Multiplexer expansion by tying outputs together
- Inverting 3-STATE outputs
- Outputs source/sink 24 mA
- TTL-compatible inputs


## **Ordering Code:**

Order Number	Package Number	Package Description
74ACT258SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74ACT258SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE 11, 5.3mm Wide
74ACT258MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT258PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

10a 1a 10b 11b 10c 11c 10d 11d

## **Logic Symbols**



## **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description
S	Common Data Select Input
OE	3-STATE Output Enable Input
$I_{0a}-I_{0d}$	Data Inputs from Source 0
I <sub>1a</sub> –I <sub>1d</sub>	Data Inputs from Source 1
$\overline{Z}_a - \overline{Z}_d$	3-STATE Inverting Data Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

#### **Truth Table**

Output Enable	Select Input	Data Inputs		Outputs
ŌĒ	s	I <sub>0</sub>	I <sub>1</sub>	Z
Н	Х	Х	Х	Z
L	Н	Х	L	Н
L	Н	Х	Н	L

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial Z = High Impedance

### **Functional Description**

The ACT258 is a quad 2-input multiplexer with 3-STATE outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the  $I_{0x}$  inputs are selected and when Select is HIGH, the  $I_{1x}$  inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The ACT258 is the logic implementation of a 4-pole, 2position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\overline{Z}_a = \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S})$$
$$\overline{Z}_b = \overline{OE} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S})$$


$$\overline{Z}_{c} = \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S})$$

$$\overline{Z}_{d} = \overline{OE} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S})$$

$$\overline{Z}_d = \overline{OE} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

When the Output Enable input  $(\overline{OE})$  is HIGH, the outputs are forced to a high impedance state. If the outputs of the 3-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-STATE devices whose outputs are tied together are designed so there is no overlap.

## **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## **Absolute Maximum Ratings**(Note 1)

-0.5V to +7.0V Supply Voltage (V<sub>CC</sub>)

DC Input Diode Current (I<sub>IK</sub>)

 $V_1 = -0.5V$ -20 mA  $V_I = V_{CC} + 0.5V$ +20 mA

 $-0.5\mbox{V}$  to  $\mbox{V}_{\mbox{CC}} + 0.5\mbox{V}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} = -0.5V$ -20 mA

 $V_O = V_{CC} + 0.5V$ +20 mA DC Output Voltage (V<sub>O</sub>) -0.5V to  $V_{CC} + 0.5V$ 

DC Output Source

DC Input Voltage (V<sub>I</sub>)

or Sink Current (I<sub>O</sub>) ±50 mA

DC V<sub>CC</sub> or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ ) ±50 mA

Storage Temperature (T<sub>STG</sub>) -65°C to +150°C

Junction Temperature (T<sub>J</sub>)

PDIP 140°C

## **Recommended Operating Conditions**

Supply Voltage (V<sub>CC</sub>) 4.5V to 5.5V Input Voltage (V<sub>I</sub>)  $\rm OV$  to  $\rm V_{CC}$ Output Voltage (V<sub>O</sub>) 0V to  $V_{CC}$ Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Minimum Input Edge Rate  $(\Delta V/\Delta t)$ 

V<sub>IN</sub> from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Зупівої		(V)	Тур		aranteed Limits	Uillis	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	V	or V <sub>CC</sub> – 0.1V	
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	V	or V <sub>CC</sub> – 0.1V	
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I <sub>OLIT</sub> = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	V	100Τ = -30 μΑ	
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$	
V <sub>OL</sub>	Maximum LOW Level	4.5	4.5 0.001 0.1 0.1	V	I <sub>OUT</sub> = 50 μA			
	Output Voltage	5.5	0.001	0.1	0.1	•	1001 – 30 μΑ	
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$ , GND	
I <sub>OZ</sub>	Maximum 3-STATE Current	5.5		±0.25	±2.5	μΑ	$V_I = V_{IL}, V_{IH}$ $V_O = V_{CC}, GND$	
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0	μА	$V_{IN} = V_{CC}$	
	Supply Current						or GND	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

# **AC Electrical Characteristics**


	Parameter	V <sub>CC</sub>	$\begin{array}{c} V_{CC} & T_A = +25^{\circ}C \\ \\ (V) & C_L = 50 \text{ pF} \end{array}$			$T_A = -40$ °C to +85 °C $C_L = 50$ pF		Units
Symbol		(V)						
		(Note 4)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	5.0	2.0	0.5	0.5	4.5	0.5	
	$I_n$ to $\overline{Z}_n$	5.0	2.0	6.5	8.5	1.5	9.5	ns
t <sub>PHL</sub>	Propagation Delay	5.0	2.0	5.5	7.5	1.5	8.0	ns
	$I_n$ to $\overline{Z}_n$	5.0	2.0	5.5	7.5	1.5	6.0	115
t <sub>PLH</sub>	Propagation Delay	5.0	3.0	7.5	10.5	2.0	11.5	ns
	S to $\overline{Z}_n$	3.0	3.0	7.5	10.5	2.0	11.5	115
t <sub>PHL</sub>	Propagation Delay	5.0	1.5	7.0	9.5	1.5	11.0	ns
	S to $\overline{Z}_n$	3.0	1.5	7.0	5.5	1.5	11.0	115
t <sub>PZH</sub>	Output Enable Time	5.0	2.0	6.5	8.5	1.5	9.5	ns
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	6.5	8.5	1.5	9.5	ns
t <sub>PHZ</sub>	Output Disable Time	5.0	1.5	7.0	9.0	1.0	10.0	ns
t <sub>PLZ</sub>	Output Disable Time	5.0	2.0	6.0	8.0	1.5	9.0	ns


Note 4: Voltage Range 5.0 is 5.0V ± 0.5V


# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	55.0	pF	V <sub>CC</sub> = 5.0V


# 









16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body Package Number M16A





#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com