# FAIRCHILD

SEMICONDUCTOR

# 74ACT158 Quad 2-Input Multiplexer

#### **General Description**

The ACT158 is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The ACT158 can also be used as a function generator.

November 1988

Revised November 1999


#### Features

- I<sub>CC</sub> reduced by 50%
- Outputs source/sink 24 mA
- TTL-compatible inputs


### **Ordering Code:**

Order Number	Package Number	Package Description			
74ACT158SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body			
74ACT158PC	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74ACT158MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide			
74ACT158SJ	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

## Logic Symbols



### **Connection Diagram**



### **Pin Descriptions**

Pin Names	Description
I <sub>0a</sub> –I <sub>0d</sub>	Source 0 Data Inputs
I <sub>1a</sub> –I <sub>1d</sub>	Source 1 Data Inputs
E	Enable Input
S	Select Input
$\overline{Z}_{a} - \overline{Z}_{d}$	Inverted Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

#### © 1999 Fairchild Semiconductor Corporation DS009930

#### **Functional Description**

The ACT158 quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input (Ē) is active-LOW. When  $\overline{E}$  is HIGH, all of the outputs (Z) are forced HIGH regardless of all other inputs. The ACT158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.


A common use of the ACT158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The ACT158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

# Truth Table

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

	Outputs			
Ē	S	I <sub>0</sub>	I <sub>1</sub>	z
Н	Х	х	х	Н
L	L	L	х	н
L	L	н	х	L
L	н	х	L	н
L	н	х	н	L



### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> ) DC Input Diode Current (I <sub>IK</sub> )	-0.5V to +7.0V
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5V$ to $V_{CC}$ + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature (T <sub>J</sub> )	140°C

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns

74ACT158

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variable. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

# **DC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
5,11501		(V)	Typ Guaranteed Limits		onita	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	v	
	Output Voltage	5.5	5.49	5.4	5.4	v	I <sub>OUT</sub> = -50 μA
							$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 2)
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	v	L 50 A
	Output Voltage	5.5	0.001	0.1	0.1	v	I <sub>OUT</sub> = 50 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μA	$V_1 = V_{CC_2}$ GND
Lea	Leakage Current	0.0		10.1	1.0	μΛ	•1 - •00, <b>CND</b>
I <sub>CCT</sub>	Maximum	5.5	0.6		1.5	mA	V V 24V
	I <sub>CC</sub> /Input	5.5	0.0		1.5	mA	$V_I = V_{CC} - 2.1V$
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0		$V_{IN} = V_{CC}$
	Supply Current	5.5		4.0	40.0	μA	or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.


Note 3: Maximum test duration 2.0 ms, one output loaded at a time.


Symbol	Parameter	V <sub>CC</sub> (V) (Note 4)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$\label{eq:T_A} \begin{split} T_A &= -40^\circ C \text{ to } +85^\circ C \\ C_L &= 50 \text{ pF} \end{split}$		Units
-			Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay S to $\overline{Z}_n$	5.0	2.5	6.0	9.5	2.0	11.0	ns
t <sub>PHL</sub>	Propagation Delay S to $\overline{Z}_n$	5.0	1.5	5.5	9.0	1.5	10.0	ns
t <sub>PLH</sub>	$\frac{\text{Propagation Delay}}{\overline{E} \text{ to } \overline{Z}_n}$	5.0	1.5	5.5	9.5	1.5	10.5	ns
t <sub>PHL</sub>	Propagation Delay $\overline{E}$ to $\overline{Z}_n$	5.0	1.5	5.5	9.5	1.5	10.5	ns
t <sub>PLH</sub>	Propagation Delay $I_n$ to $\overline{Z}_n$	5.0	1.5	4.5	8.0	1.0	8.5	ns
t <sub>PHL</sub>	Propagation Delay $I_n$ to $\overline{Z}_n$	5.0	1.5	4.0	6.5	1.0	7.5	ns


Note 4: Voltage Range 5.0 is  $5.0V \pm 0.5V$ 


# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	45.0	pF	$V_{CC} = 5.0V$









www.fairchildsemi.com

8