FAIRCHILD

SEMICONDUCTOR TM

74ACT1284 IEEE 1284 Transceiver

General Description

The 74ACT1284 contains four non-inverting bidirectional buffers and three non-inverting buffers with open Drain outputs and high drive capability on the B Ports. It is intended to provide a standard signaling method for a bi-direction parallel peripheral in an Extended Capabilities Port mode (ECP).

The HD (active HIGH) input pin enables the B Ports to switch from open Drain to a high drive totem pole output, capable of sourcing 14 mA on all seven buffers. The DIR input determines the direction of data flow on the bidirectional buffers. DIR (active HIGH) enables data flow from A Ports to B Ports. DIR (active LOW) enables data flow from B Ports to A Ports.

Features

- TTL-compatible inputs
- A Ports have standard 4 mA totem pole outputs
- Typical input hysteresis of 0.5V
- B Port high drive source/sink capability of 14 mA
- Bidirectional non-inverting buffers
- Supports IEEE P1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals

June 1996

Revised November 2000


- B Port outputs in High Impedance mode during power down
- Guaranteed 4000V minimum ESD protection

Ordering Code:

Order Number	Package Number	Package Description				
74ACT1284SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide				
74ACT1284MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide				
74ACT1284MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
Device also available in Tape and Real. Specify by appending suffix letter "X" to the ordering code						

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Logic Symbol



Pin Descriptions

Pin Names	Description
HD	High Drive Enable input (Active HIGH)
DIR	Direction Control Input
A ₁ - A ₄	Side A Inputs or Outputs
A ₁ - A ₄ B ₁ - B ₄	Side B Inputs or Outputs
A ₅ - A ₇	Side A Inputs
B ₅ - B ₇	Side B Outputs

Connection Diagram

A1 —	1	\bigcirc	20	— B ₁
A ₂ —	2		19	— в ₂
A3 —	3		18	— В ₃
A4	4		17	— В ₄
GND —	5		16	-v _{cc}
GND —	6		15	-v _{cc}
A ₅ —	7		14	— В ₅
A ₆ —	8		13	— В ₆
A ₇ —	9		12	— В ₇
DIR —	10		11	— нр

FACT[™] is a trademark of Fairchild Semiconductor Corporation.

© 2000 Fairchild Semiconductor Corporation DS011683

www.fairchildsemi.com


74ACT1284

Truth Table

Inp	uts	Outputs		
DIR	HD	Outputs		
L	L	B_1 - B_4 Data to A_1 - A_4 , and		
		A ₅ - A ₇ Data to B ₅ - B ₇ (Note 1)		
L	н	$ \begin{array}{l} A_5 - A_7 \text{ Data to } B_1 - A_4, \text{ and} \\ A_5 - A_7 \text{ Data to } B_5 - B_7 \text{ (Note 1)} \\ B_1 - B_4 \text{ Data to } A_1 - A_4, \text{ and} \\ A_5 - A_7 \text{ Data to } B_5 - B_7 \\ A_1 - A_7 \text{ Data to } B_1 - B_7 \text{ (Note 2)} \end{array} $		
		A ₅ - A ₇ Data to B ₅ - B ₇		
н	L	A ₁ - A ₇ Data to B ₁ - B ₇ (Note 2)		
н	н	A ₁ - A ₇ Data to B ₁ - B ₇		

Note 1: B₅ - B₇ Open Drain Outputs Note 2: B₁ - B₇ Open Drain Outputs

Logic Diagram



Absolute Maximum Ratings(Note 3)

	U ()
(Note 4)	
Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (I _{IK})	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI) A Side	–0.5V to V _{CC} + 0.5V
DC Input Voltage (VI) B Side	-2V to +7V
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O) A Side	–0.5V to V _{CC} + 0.5V
DC Output Voltage (V _O) B Side	-2V to +7V
DC Output Source	
or Sink Current (I _O)	\pm 50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	\pm 50 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions

Supply Voltage (V _{CC})
Input Voltage (V _I)
Output Voltage (V _O)
Operating Temperature (T _A)

4.7V to 5.5V 0V to V_{CC} 0V to V_{CC} -40°C to +85°C 74ACT1284

Note 3: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications. Note 4: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Sumbol	Parameter	v _{cc}	Guaranteed Limits				Conditions	
Symbol	Farameter	(V)	$T_{A} = +25^{\circ}C \qquad T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C T_{A}$		$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
V _{IH}	Minimum HIGH Level	4.7	2.0	2.0	2.0	V	Recognized	
	Input Voltage	5.5	2.0	2.0	2.0	v	High Signal	
V _{IL}	Maximum LOW Level	4.7	0.8	0.8	0.8	V	Recognized	
	Input Voltage	5.5	0.8	0.8	0.8	v	Low Signal	
V _{OH}	Minimum HIGH Level		4.5	4.5	4.5		I _{OUT} = -50 μA (An)	
	Output Voltage	4.7				v	$V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 5)}$	
		4.7	3.7	3.7	3.7		$I_{OH} = -4 \text{ mA} (A_n)$	
			2.4	2.4	2.4		$I_{OH} = -14 \text{ mA} (B_n)$	
V _{OL}	Maximum LOW Level		0.2	0.2	0.2		I _{OUT} = 50 μA (An)	
	Output Voltage	4.7				v	$V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 5)}$	
		4.7	0.4	0.4	0.4		$I_{OH} = 4 \text{ mA} (A_n)$	
							I _{OH} = 14 mA (B _n)	
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μA	$V_I = V_{CC}$, GND	
	Leakage Current	5.5		±0.1	1.0	μА	(DIR, A5, A6, A7, HD)	
ICCT	Maximum I _{CC} /Input	5.5		1.5	1.5	mA	$V_I = V_{CC} - 2.1V$	
I _{CC}	Maximum Quiescent	5.5	400	400	500		$V_{IN} = V_{CC}$ or GND	
	Supply Current	5.5	400	400	500	μΛ	$v_{IN} = v_{CC}$ or GND	
I _{OZ}	Maximum Output	5.5	±20	±20	±20		$V_0 = V_{CC_1}$ GND	
	Leakage Current	5.5	120	±20	±20	μA	$v_0 = v_{CC}$, GND	
I _{OFF}	Maximum B-Side Power Down	0.0	100	100	100	μA	V _{OUT} = 5.25V	
	Leakage Current	0.0	100	100	100	μΛ	VOUT - 3.23V	
$\Delta_{\rm VT}$	Input Hysteresis	5.0	0.4	0.4	0.35	V	$V_T + - V_T -$	
R _D	Maximum Output Impedance	5.0	22	22	24	Ω	B _n (Note 6)	
	Minimum Output Impedance	5.0	8	8	6	Ω	B _n (Note 6)	

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: This parameter is guaranteed but not tested, characterized only: RD is the measure of the B-Side output impedance with the output in the HIGH state.

74ACT1284

AC Electrical Characteristics

Symbol	Parameter	T _A =	$T_A = +25^{\circ}C$ $V_{CC} = 4.7V - 5.5V$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 4.7V - 5.5V$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.7V - 5.5V$		Figure Number
		$V_{CC} = 4.$							
		Min	Max	Min	Max	Min	Max	1	
t _{PHL}	A ₁ - A ₇ to B ₁ - B ₇	2.0	20.0	2.0	20.0	2.0	24.0	ns	Figure 1
t _{PLH}	A ₁ - A ₇ to B ₁ - B ₇	2.0	20.0	2.0	20.0	2.0	24.0	ns	Figure 2
t _{PHL}	B ₁ - B ₄ to A ₁ - A ₄	2.0	20.0	2.0	20.0	2.0	24.0	ns	Figure 3
t _{PLH}	B ₁ - B ₄ to A ₁ - A ₄	2.0	20.0	2.0	20.0	2.0	24.0	ns	Figure 3
t _{pEnable}	Output Enable Time HD to B ₁ - B ₇	2.0	20.0	2.0	20.0	2.0	24.0	ns	Figure 2
t _{pDisable}	Output Disable Time HD to B ₁ - B ₇	2.0	20.0	2.0	20.0	2.0	24.0	ns	Figure 2
t _{SKEW}	Output Slew Rate								
t _{PLH}	B ₁ - B ₇	0.05	0.40	0.05	0.40	0.05	0.40	V/ns	Figures 1, 2
t _{PHL}									., _
t _r , t _f	t _{RISE} and t _{FALL}		120		120		120	ns	Figure 4
	B ₁ - B ₇ (Note 7)		120	120	120	115	(Note 8)		


Note 7: Open Drain

Note 8: This parameter is guaranteed but not tested, characterized only.

Note: Pulse Generator for all pulses; Rate \leq 1.0 MHz; A_{O} \leq 500; t_{f} \leq 2.5 ns, t_{r} \leq 2.5 ns.


Capacitance

Symbol	Parameter	Parameter Typ		Conditions	
CIN	Input Capacitance	4.0	pF	$V_{CC} = OPEN (HD, DIR A_5 - A_7)$	
C _{I/O}	I/O Pin Capacitance	12.0	pF	$V_{CC} = 5.0V$	




74ACT1284

www.fairchildsemi.com



www.fairchildsemi.com

6



www.fairchildsemi.com