

November 1988 Revised November 1999

74AC280

9-Bit Parity Generator/Checker

General Description

The AC280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. If an odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output.

Features


- I_{CC} reduced by 50%
- 9-bit width for memory applications
- AC280: 5962-92201

Ordering Code:


Order Number	Package Number	Package Description
74AC280SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
74AC280S.I	M14D	14-Lead Small Outline Package (SOP) FIA.LTYPE II 5.3mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Pin Descriptions


Pin Names	Description		
I ₀ –I ₈	Data Inputs		
$\Sigma_{ m O}$	Odd Parity Output		
$\Sigma_{ m E}$	Even Parity Output		

Truth Table

Number of	Outputs				
HIGH Inputs	Σ Even	Σ Odd			
I ₀ –I ₈	Z Even				
0, 2, 4, 6, 8	Н	L			
1, 3, 5, 7, 9	L	Н			

H = HIGH Voltage Level L = LOW Voltage Level

FACT™ is a trademark of Fairchild Semiconductor Corporation.



Absolute Maximum Ratings(Note 1)

-0.5V to +7.0V Supply Voltage (V_{CC})

DC Input Diode Current (I_{IK})

 $V_I = -0.5 V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mADC Input Voltage (V_I) -0.5V to $V_{CC} + 0.5V$

DC Output Diode Current (I_{OK})

 $V_0 = -0.5V$ -20 mA +20 mA

 $V_O = V_{CC} + 0.5V$ DC Output Voltage (V_O) $-0.5\mbox{V}$ to $\mbox{V}_{\mbox{CC}} + 0.5\mbox{V}$

DC Output Source

or Sink Current (I_O) $\pm 50 \text{ mA}$

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ±50 mA

-65°C to +150°C Storage Temperature (T_{STG})

Junction Temperature (T_J)

PDIP 140°C

Recommended Operating Conditions

Supply Voltage (V_{CC}) 2.0V to 6.0V Input Voltage (V_I) $\rm OV$ to $\rm V_{CC}$ Output Voltage (V_O) 0V to V_{CC} -40°C to +85°C

Operating Temperature (T_A) Minimum Input Edge Rate $(\Delta V/\Delta t)$

 $V_{\mbox{\footnotesize{IN}}}$ from 30% to 70% of $V_{\mbox{\footnotesize{CC}}}$

V_{CC} @ 3.3V, 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, output/input loading variables. Fairchild does not recommend operation of FACT circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to} + 85^{\circ}C$	Units	Conditions
			Тур	Gua	aranteed Limits	Ullits	Conditions
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	3.15	3.15	V	or V _{CC} – 0.1V
		5.5	2.75	3.85	3.85		
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	1.35	1.35	V	or V _{CC} – 0.1V
		5.5	2.75	1.65	1.65		
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		0.36	0.44		I _{OL} = 12 mA
		4.5		0.36	0.44	V	I _{OL} = 24 mA
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μА	$V_1 = V_{CC}$, GND
	Leakage Current	5.5		±0.1	±1.0	μА	VI = VCC, GIND
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent	5.5		4.0	40.0	μА	$V_{IN} = V_{CC}$
(Note 4)	Supply Current	3.5		4.0	40.0	μΑ	or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .


AC Electrical Characteristics

Symbol	Parameter	V _{CC}	$T_A = +25$ °C $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(Note 5)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	3.3	5.0	10.5	17.0	4.0	18.5	no
t _{PHL}	I_n to Σ_E	5.0	3.0	7.5	13.0	2.0	14.5	ns
t _{PLH}	Propagation Delay	3.3	5.0	12.0	17.0	4.0	18.5	ns
t _{PHL}	I_n to Σ_O	5.0	3.0	8.5	13.0	2.0	14.5	115

Note 5: Voltage range 3.3 is $3.3V \pm 0.3V$. Voltage range 5.0 is $5.0V \pm 0.5V$.

Capacitance

Symbol	Symbol Parameter		Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	75.0	pF	V _{CC} = 5.0V



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 10.2±0.1 -A-1.1 TYP 5.01 TYP 9.27 TYP 5.3±0.1 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS PIN #1 IDENT. 1.27 TYP LAND PATTERN RECOMMENDATION SEE DETAIL A ALL LEAD TIPS 2.1 MAX. 1.8±0.1 0.1 0 -C-0.15±0.05 0.15-0.25 1.27 TYP 0.35-0.51 Ф 0.12 **М** C A 7° TYP DIMENSIONS ARE IN MILLIMETERS GAGE PLANE NOTES: 0.25 0°-8° TYP A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 M14DRevB1 DETAIL A

14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com