

March 2007

74ABT2244

Octal Buffer/Line Driver with 25 $\!\Omega$ Series Resistors in the Outputs

Features

- Guaranteed latchup protection
- High-impedance, glitch-free bus loading during entire power up and power down cycle
- Nondestructive, hot-insertion capability

General Description

The ABT2244 is an octal buffer and line driver designed to drive the capacitive inputs of MOS memory drivers, address drivers, clock drivers, and bus-oriented transmitters/receivers.


The 25Ω series resistors in the outputs reduce ringing and eliminate the need for external resistors.

Ordering Information

Order Number	Package Number	Package Description
74ABT2244CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ABT2244CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT2244CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74ABT2244CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices are also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.


Connection Diagram



Pin Descriptions

Pin Names	Description
\overline{OE}_1 , \overline{OE}_2	Output Enable Input (Active LOW)
I ₀ –I ₇	Inputs
O ₀ -O ₇	Outputs

Schematic of Each Output



Truth Table

ŌĒ ₁	I ₀₋₃	O ₀₋₃	ŌĒ ₂	I ₄₋₇	O ₄₋₇
Н	Х	Z	Н	Х	Z
L	Н	Н	L	Н	Н
L	L	L	L	L	L

H = HIGH Voltage Level X = Immaterial

L = LOW Voltage Level Z = High Impedance

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
T _{STG}	Storage Temperature	−65°C to +150°C
T _A	Ambient Temperature Under Bias	–55°C to +125°C
T _J	Junction Temperature Under Bias	−55°C to +150°C
V _{CC}	V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
V _{IN}	Input Voltage ⁽¹⁾	-0.5V to +7.0V
I _{IN}	Input Current ⁽¹⁾	-30mA to +5.0mA
Vo	Voltage Applied to Any Output	
	Disabled or Power-off State	–0.5V to 5.5V
	HIGH State	–0.5V to V _{CC}
	Current Applied to Output in LOW State (Max.)	twice the rated I _{OL} (mA)
	DC Latchup Source Current (Across Comm Operating Range)	-300mA
	Over Voltage Latchup (I/O)	10V

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

	Symbol	Parameter	Rating
	T _A	Free Air Ambient Temperature	-40°C to +85°C
	V _{CC}	Supply Voltage	+4.5V to +5.5V
	ΔV / Δt	Minimum Input Edge Rate	
Data Input		50mV/ns	
		Enable Input	20mV/ns

DC Electrical Characteristics

Symbol	pol Parameter		V _{CC}	Conditions	Min.	Тур.	Max.	Units	
V _{IH}	Input HIGH Vo	ltage		Recognized HIGH Signal	2.0			V	
V _{IL}	Input LOW Voltage			Recognized LOW Signal			0.8	V	
V _{CD}	Input Clamp Diode Voltage		Min.	$I_{IN} = -18\text{mA}$			-1.2	V	
V _{OH}	Output HIGH		Min.	$I_{OH} = -3mA$	2.5			V	
				$I_{OH} = -32mA$	2.0				
V _{OL}	Output LOW V	/oltage	Min.	I _{OL} = 15mA			0.8	V	
I _{IH}	Input HIGH Cu	ırrent	Max.	$V_{IN} = 2.7V^{(3)}$			1	μA	
				$V_{IN} = V_{CC}$			1		
I _{BVI}	Input HIGH Cu Test	ırrent Breakdown	Max.	V _{IN} = 7.0V			7	μA	
I _{IL}	Input LOW Cu	rrent	Max.	$V_{IN} = 0.5V^{(3)}$			-1	μA	
				$V_{IN} = 0.0V$			-1	1	
V_{ID}	Input Leakage Test		0.0	I _{ID} = 1.9μA, All Other Pins Grounded	475			V	
I _{OZH}	Output Leakage Current		0-5.5V	$V_{OUT} = 2.7V; \overline{OE}n = 2.0V$			10	μA	
I _{OZL}				V _{OUT} = 0.5V; OE n = 2.0V			-10		
I _{OS}	Output Short-Circuit Current		Max.	$V_{OUT} = 0.0V$	-100		-275	mA	
I _{CEX}	Output HIGH L	_eakage Current	Max.	$V_{OUT} = V_{CC}$			50	μΑ	
I _{ZZ}	Bus Drainage	Test	0.0	V _{OUT} = 5.5V, All Others GND			100	μΑ	
I _{CCH}	Power Supply	Current	Max.	All Outputs HIGH			50	μA	
I _{CCL}				All Outputs LOW			30	mA	
I _{CCZ}	Power Supply Current		Max.	$\overline{\text{OE}}$ n = V _{CC} , All Others at V _{CC} or GND			50	μA	
I _{CCT} Additional Outputs Enabled		Max.	$V_I = V_{CC} - 2.1V$			2.5	mA		
	I _{CC} /Input Outputs 3-STATE		Enable Input V _I = V _{CC} - 2.1V			2.5	mA		
	Outputs 3-STATE			Data Input $V_I = V_{CC} - 2.1V$, All Others at V_{CC} or GND			50	μA	
I _{CCD}	Dynamic I _{CC} No Load ⁽³⁾		Max.	Outputs OPEN, $\overline{\text{OE}}$ n = GND ⁽²⁾ , One-Bit Toggling, 50% Duty Cycle			0.1	mA/ MHz	

Notes:

- 1. Either voltage limit or current limit is sufficient to protect inputs.
- 2. For 8-bit toggling, $I_{CCD} < 0.8 \text{mA/MHz}$.
- 3. Guaranteed, but not tested.

AC Electrical Characteristics

SOIC and SSOP packages.

		T _A = +25°C, V _{CC} = +5V, C _L = 50pF		/ ,	$T_A = -40^{\circ}\text{C to +85°C},$ $V_{CC} = 4.5\text{V} - 5.5\text{V},$ $C_L = 50\text{pF}$		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Max.	Units
t _{PLH}	Propagation Delay,	1.0	2.2	3.9	1.0	3.9	ns
t _{PHL}	Data to Outputs	1.0	2.9	4.4	1.0	4.4	
t _{PZH}	Output Enable Time	1.5	3.7	6.0	1.5	6.0	ns
t _{PZL}		2.1	4.3	7.0	2.1	7.0	
t _{PHZ}	Output Disable Time	1.7	3.5	5.8	1.7	5.8	ns
t _{PLZ}		1.7	3.7	5.8	1.7	5.8	


Capacitance

Symbol	Parameter	Conditions (T _A = 25°C)	Тур.	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$	5.0	pF
C _{OUT} ⁽⁴⁾	Output Capacitance	V _{CC} = 5.0V	9.0	pF

Note:

4. C_{OUT} is measured at frequency f = 1MHz, per MIL-STD-883, Method 3012.

AC Loading



*Includes jig and probe capacitance

Figure 1. Standard AC Test Load




Figure 2. Test Input Signal Levels

Amplitude	Rep. Rate	t _w	t _r	t _f
3.0V	1MHz	500ns	2.5ns	2.5ns

Figure 3. Test Input Signal Requirements

AC Waveforms




Figure 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




Figure 5. 3-STATE Output HIGH and LOW Enable and Disable Times




Figure 6. Propagation Delay, Pulse Width Waveforms






Figure 7. Setup Time, Hold Time and Recovery Time Waveforms

Physical Dimensions

Dimensions are in inches (millimeters) unless otherwise noted.










Figure 8. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B


Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





LAND PATTERN RECOMMENDATION






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.





M20DREVC

Figure 9. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D


Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





LAND PATTERN RECOMMENDATIONS






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-150, VARIATION AE, DATE 1/94.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ASME Y14.5M 1994.





MSA20REVB


Figure 10. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide Package Number MSA20

Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.







NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

0.09-0.20¹ 12.00° GAGE PLANE -0.6±0.1 -0.09min R0.09min

SEE DETAIL A

DETAIL A

MTC20REVD1

Figure 11. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx® TinyLogic[®] HiSeC™ Programmable Active Droop™ Across the board. Around the world.™ QFĔT[®] TINYOPTO™ i-l o™ $\mathsf{Q}\mathsf{S}^{\mathsf{TM}}$ ActiveArray™ ImpliedDisconnect™ TinyPower™ TinyWire™ Bottomless™ IntelliMAX™ QT Optoelectronics™ Build it Now™ Quiet Series™ TruTranslation™ ISOPLANAR™ μSerDes™ CoolFET™ MICROCOUPLER™ RapidConfigure™ CROSSVOLT™ RapidConnect™ UHC[®] MicroPak™ $\mathsf{CTL}^{\mathsf{TM}}$ UniFET™ MICROWIRE™ ScalarPump™ Current Transfer Logic™ VCX™ SMART START™ MSX^{TM} DOME™ SPM® Wire™ MSXPro™ E²CMOS™ $\mathsf{STEALTH}^{\mathsf{TM}}$

EcoSPARK® SuperFET™ OCXPro™ EnSigna™ OPTOLOGIC® SuperSOT™-3 FACT Quiet Series™ **OPTOPLANAR®** SuperSOT™-6 FACT[®] SuperSOT™-8 PACMAN™ $\mathsf{FAST}^{^{\circledR}}$ SyncFET™ РОР™ FASTr™ ТСМ™ Power220®

 OCX^{TM}

FPS™ The Power Franchise® Power247[®]

FRFET® PowerEdge™

GlobalOptoisolator™ PowerSaver™ TinyBoost™ GTO™ PowerTrench® TinyBuck™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 124