74ABT16646 **16-Bit Transceivers and Registers with 3-STATE Outputs**

General Description


Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- A and B output sink capability of 64 mA, source capability of 32 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

Ordering Code:

General De The ABT16646 co STATE, D-type flip multiplexed transm or from the internal clocked into the reg to a high logic leve vided to control the mode, data presen stored in either the controls can multi mode) data. The will receive data LOW. In the isolation	646 ansceiver	 iver circuits with 3-recuitry arranged for from the input bus e A or B bus will be riate clock pin goes ection pins are pro In the transceiver lance port may be in both. The select I-time (transparent ermines which bus ntrol OE is Active HIGH), A data may 	bendent registers for A and B buses plexed real-time and stored data d B output sink capability of 64 mA, source bility of 32 mA ranteed latchup protection impedance glitch free bus loading during entire er up and power down cycle destructive hot insertion capability						
Ordering C									
Order Number 74ABT16646CSSC	Package Number MS56A	56-Lead Shrink Small Outline F	Package Description Package (SSOP), JEDEC MO-118, 0.300" Wide						
			line Package (TSSOP), JEDEC MO-153, 6.1mm Wide						
Devices also available in Logic SymI	Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. Logic Symbol Connection Diagram								

Logic Symbol



Pin Descriptions

Pin Names	Description
A ₀ -A ₁₅	Data Register A Inputs/
	3-STATE Outputs
B ₀ -B ₁₅	Data Register B Inputs/
	3-STATE Outputs
CPAB _n , CPBA _n	Clock Pulse Inputs
SAB _n , SBA _n	Select Inputs
OEn	Output Enable Input
DIR	Direction Control Input

Connection Diagram

SAB₁

GND ·

A₀

Α,

V_{CC}

A-1

A3 -

A,

GND ·

A₅

Δ₆ -

A7 ·

A₈

Aq

A10 GND ·

A11

A₁₂ -

A₁₃

Vcc

A14

A₁₅ GND

SAB2

CPAB₂

DIR₂

56 OE, 55 CPBA - SBA 54 53 - GND 52 во 51 50 Vcc 49 В, 48 В., 4 в, 46 - GND 45 Bs 12 44 - В, 43 - B-42 15 - B₈ 16 41 Ba • B_{1 0} 39 - GND 18 38 - B_{1.1} 19 37 20 - B1 2 36 21 — В₁₃ 35 22 – v_{cc} 34 23 - B_{1 4} 33 - B₁₅ 32 - GND 25 31 - SBA, 30 - CPBA₂ 27 28 29 - 0E2

© 1999 Fairchild Semiconductor Corporation DS011644 www.fairchildsemi.com


74ABT16646

Inputs				Data I/O (Note 1)		Output Operation Mode		
OE ₁	DIR ₁	CPAB ₁	CPBA ₁	SAB ₁	SBA ₁	A ₀₋₇	B ₀₋₇	
Н	Х	H or L	H or L	Х	Х			Isolation
н	Х	~	Х	Х	Х	Input	Input	Clock An Data into A Register
н	Х	Х	~	Х	Х			Clock Bn Data Into B Register
L	Н	Х	Х	L	Х			An to Bn—Real Time (Transparent Mode)
L	н	~	Х	L	Х	Input	Output	Clock An Data to A Register
L	н	H or L	Х	Н	Х			A Register to Bn (Stored Mode)
L	н	~	Х	н	Х			Clock An Data into A Register and Output to Br
L	L	х	Х	Х	L			Bn to An—Real Time (Transparent Mode)
L	L	Х	~	Х	L	Output	Input	Clock Bn Data into B Register
L	L	х	H or L	Х	н			B Register to An (Stored Mode)
L	L	х	~	х	н			Clock Bn into B Register and Output to An

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

∠ = LOW-to-HIGH Transition

Note 1: The data output functions may be enabled or disabled by various signals at the $\overline{\text{OE}}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.



Real Time Transfer B-Bus to A-Bus A-Bus REG REG







FIGURE 4.



Absolute Maximum Ratings(Note 2)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disable or	
Power-Off State	-0.5V to +5.5V
in the HIGH State	-0.5V to V _{CC}
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
DC Latchup Source Current	–500 mA
Over Voltage Latchup (I/O)	10V

Recommended Operating Conditions

Free Air Ambient Temperature	$-40^{\circ}C$ to $+85^{\circ}C$
Supply Voltage	+4.5V to +5.5V
Minimum Input Edge Rate ($\Delta V / \Delta t$)	
Data Input	50 mV/ns
Enable Input	20 mV/ns
Clock Input	100 mV/ns

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA (Non I/O Pins)
V _{OH}	Output HIGH Voltage	2.5					$I_{OH} = -3 \text{ mA}, (A_n, B_n)$
		2.0					$I_{OH} = -32 \text{ mA}, (A_n, B_n)$
V _{OL}	Output LOW Voltage			0.55	V	Min	$I_{OL} = 64 \text{ mA}, (A_n, B_n)$
V _{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \ \mu\text{A}$, (Non-I/O Pins)
							All Other Pins Grounded
IIH	Input HIGH Current			1		Max	V _{IN} = 2.7V (Non-I/O Pins) (Note 5)
				1	μA	IVIAX	V _{IN} = V _{CC} (Non-I/O Pins)
I _{BVI}	Input HIGH Current Breakdown Test			7	μA	Max	V _{IN} = 7.0V (Non-I/O Pins)
I _{BVIT}	Input HIGH Current Breakdown Test (I/O)			100	μA	Max	V _{IN} = 5.5V (A _n , B _n)
IIL	Input LOW Current			-1	•	Maria	V _{IN} = 0.5V (Non-I/O Pins) (Note 5)
				-1	μA	Max	V _{IN} = 0.0V (Non-I/O Pins)
$I_{\rm IH} + I_{\rm OZH}$	Output Leakage Current			10	μA	0V-5.5V	$V_{OUT} = 2.7 V (A_n, B_n); \overline{OE} = 2.0 V$
$I_{IL} + I_{OZL}$	Output Leakage Current			-10	μA	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n); \overline{OE} = 2.0V$
I _{OS}	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{ZZ}	Bus Drainage Test			100	μA	0.0V	$V_{OUT} = 5.5V (A_n, B_n);$
							All Others GND
I _{CCH}	Power Supply Current			1.0	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			60	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current			1.0	mA	Max	Outputs 3-STATE; All Others GND
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	$V_{I} = V_{CC} - 2.1V$
							All Other Outputs at V_{CC} or GND
ICCD	Dynamic I _{CC} No Load				mA/	Max	Outputs OPEN
	(Note 5)			0.23	MHz		OE, DIR, and SEL = GND,
							Non-I/O = GND or V _{CC} (Note 4)
							One Bit toggling, 50% duty cycle

Note 4: For 8-bit toggling, I_{CCD} < 1.4 mA/MHz.

Note 5: Guaranteed but not tested.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions $C_L = 50 \text{ pF, } R_L = 500\Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.2	V	5.0	$T_A = 25^{\circ}C$ (Note 6)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.4	-1.0		V	5.0	T _A = 25°C (Note 6)
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	$T_{A} = 25^{\circ}$ (Note 7)
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	2.2	1.6		V	5.0	T _A = 25°C (Note 8)
V _{ILD}	Maximum LOW Level Dynamic Input Voltage		1.2	0.8	V	5.0	T _A = 25°C (Note 8)

Note 6: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 7: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 8: Max number of data inputs (n) switching. n - 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		200				MHz
t _{PLH}	Propagation Delay	1.5	3.0	4.9	1.5	4.9	ns
t _{PHL}	Clock to Bus	1.5	3.4	4.9	1.5	4.9	115
t _{PLH}	Propagation Delay	1.5	2.6	4.5	1.5	4.5	ns
t _{PHL}	Bus to Bus	1.5	3.0	4.5	1.5	4.5	115
t _{PLH}	Propagation Delay	1.5	2.9	5.0	1.5	5.0	ns
t _{PHL}	SBA_n or SAB_n to A_n to B_n	1.5	3.2	5.0	1.5	5.0	115
t _{PZH}	Enable Time	1.5	2.8	5.5	1.5	5.5	
t _{PZL}	OE _n to A _n or B _n	1.5	3.0	5.5	1.5	5.5	ns
t _{PHZ}	Disable Time	1.5	3.9	6.0	1.5	6.0	
t _{PLZ}	OE _n to A _n or B _n	1.5	3.2	6.0	1.5	6.0	ns
t _{PZH}	Enable Time	1.5	3.5	5.5	1.5	5.5	20
t _{PZL}	DIR _n to A _n or B _n	1.5	3.2	5.5	1.5	5.5	ns
t _{PHZ}	Disable Time	1.5	3.8	6.5	1.5	6.5	ns
t _{PLZ}	DIR _n to A _n or B _n	1.5	3.2	6.5	1.5	6.5	115

AC Operating Requirements

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = -40^{\circ}$ C to +85°C $V_{CC} = 4.5V-5.5V$ $C_L = 50 \text{ pF}$		Units	
		Min	Max	Min	Max		
t _S (H)	Setup Time, HIGH	2.0		2.0			
t _S (L)	or LOW Bus to Clock	2.0		2.0		ns	
t _H (H)	Hold Time, HIGH	1.0		1.0		ns	
t _H (L)	or LOW Bus to Clock	1.0		1.0		115	
t _W (H)	Pulse Width,	3.0		3.0		ns	
t _W (L)	HIGH or LOW	3.0		3.0		115	

www.fairchildsemi.com

74ABT16646

Extended AC Electrical Characteristics

Symbol	Parameter	$\label{eq:VCC} \begin{split} T_{A} &= -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ V_{CC} &= 4.5\text{V}-5.5\text{V} \\ C_{L} &= 50 \text{ pF} \\ 8 \text{ Outputs Switching} \\ (\text{Note 9}) \end{split}$		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 250 \text{ pF}$ 1 Output Switching (Note 10)		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_L = 250 \text{ pF}$ 8 Outputs Switching (Note 11)		Units
		Min	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	1.5	5.8	2.0	7.5	2.5	10.0	ns
t _{PHL}	Clock to Bus	1.5	5.8	2.0	7.5	2.5	10.0	115
t _{PLH}	Propagation Delay	1.5	6.5	2.0	7.0	2.5	9.5	
t _{PHL}	Bus to Bus	1.5	6.5	2.0	7.0	2.5	9.5	ns
t _{PLH}	Progagation Delay	1.5	6.0	2.0	7.5	2.5	10.0	
t _{PHL}	SBA_n or SAB_n to A_n or B_n	1.5	6.0	2.0	7.5	2.5	10.0	ns
t _{PZH}	Output Enable Time	1.5	6.0	2.0	8.0	2.5	10.5	
t _{PZL}	OE _n to A _n or B _n	1.5	6.0	2.0	8.0	2.5	10.5	ns
t _{PHZ}	Output Disable Time	1.5	6.0					
t _{PLZ}	OE _n to A _n or B _n	1.5	6.0	(Not	e 12)	(Note	e 12)	ns
t _{PZH}	Output Enable Time	1.5	6.5	2.0	8.0	2.5	10.5	
t _{PZL}	DIR to A _n or B _n	1.5	6.5	2.0	8.0	2.5	10.5	ns
t _{PHZ}	Output Disable Time	1.5	6.5	(Not	o 12)	(Niet	o 12)	
t _{PLZ}	DIR to A _n or B _n	1.5	6.5	(Note 12)		(Note 12)		ns

Note 9: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 10: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 11: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 12: The 3-STATE delays are dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Symbol	Parameter	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$ 16 Outputs Switching (Note 13) Max	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_{L} = 250 \text{ pF}$ 16 Outputs Switching (Note 14) Max	Units
t _{OSHL} (Note 15)	Pin to Pin Skew HL Transitions	2.0	2.5	ns
t _{OSLH} (Note 15)	Pin to Pin Skew LH Transitions	2.0	2.5	ns
t _{PS} (Note 16)	Duty Cycle LH–HL Skew	2.0	2.5	
t _{OST} (Note 15)	Pin to Pin Skew LH/HL Transitions	2.8	3.0	ns
t _{PV} (Note 17)	Device to Device Skew LH/HL Transitions	3.5	4.0	ns

Note 13: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 14: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.


Note 15: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}). This specification is guaranteed but not tested.


Note 16: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested. Note 17: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Capacitance

Symbol Parameter		Тур	Units	Conditions T _A = 25°C	
C _{IN}	Input Capacitance	5	pF	V _{CC} = 0V (non I/O pins)	
C _{I/O} (Note 18)	Output Capacitance	11	pF	$V_{CC} = 5.0V (A_n, B_n)$	

Note 18: $C_{I/O}$ is measured at frequency, f = 1 MHz, per MIL-STD-883, Method 3012.





⁷⁴ABT16646 16-Bit Transceivers and Registers with 3-STATE Outputs

www.fairchildsemi.com