MM74HC161M

MM74HC161M Datasheet

MM74HC161<br>• MM74HC163 Synchronous Binary Counter with Asynchronous Clear<br>• Synchronous Binary Counter with Synchronous Clear

Part	Datasheet
MM74HC161M	MM74HC161M (pdf)

Related Parts	Information
MM74HC163N	MM74HC163N
MM74HC161N	MM74HC161N

PDF Datasheet Preview
MM74HC161 • MM74HC163 Synchronous Binary Counter with Asynchronous Clear • Synchronous Binary Counter with Synchronous Clear MM74HC161 • MM74HC163 Synchronous Binary Counter with Asynchronous Clear • Synchronous Binary Counter with Synchronous Clear The MM74HC161 and MM74HC163 synchronous presettable counters utilize advanced silicon-gate CMOS technology and internal look-ahead carry logic for use in high speed counting applications. They offer the high noise immunity and low power consumption inherent to CMOS with speeds similar to low power Schottky TTL. The HC161 and the HC163 are 4 bit binary counters. All flip-flops are clocked simultaneously on the LOW-to-HIGH transition positive edge of the CLOCK input waveform. These counters may be preset using the LOAD input. Presetting of all four flip-flops is synchronous to the rising edge of CLOCK. When LOAD is held LOW counting is disabled and the data on the A, B, C, and D inputs is loaded into the counter on the rising edge of CLOCK. If the load input is taken HIGH before the positive edge of CLOCK the count operation will be unaffected. All of these counters may be cleared by utilizing the CLEAR input. The clear function on the MM74HC163 counter is synchronous to the clock. That is, the counters are cleared on the positive edge of CLOCK while the clear input is held LOW. The MM74HC161 counter is cleared asynchronously. When the CLEAR is taken LOW the counter is cleared immediately regardless of the CLOCK. Two active HIGH enable inputs ENP and ENT and a RIPPLE CARRY RC output are provided to enable easy cascading of counters. Both ENABLE inputs must be HIGH to count. The ENT input also enables the RC output. When enabled, the RC outputs a positive pulse when the counter overflows. This pulse is approximately equal in duration to the HIGH level portion of the QA output. The RC output is fed to successive cascaded stages to facilitate easy implementation of N-bit counters. All inputs are protected from damage due to static discharge by diodes to VCC and ground. s Typical operating frequency 40 MHz s Typical propagation delay clock to Q 18 ns s Low quiescent current 80 µA maximum 74HC Series s Low input current 1 µA maximum s Wide power supply range: Ordering Code: Order Number Package Number Package Description MM74HC161M Note 1 M16A 16-Lead Small Outline Integrated Circuit SOIC , JEDEC MS-012, Narrow MM74HC161SJ M16D 16-Lead Small Outline Package SOP , EIAJ TYPE II, 5.3mm Wide MM74HC161MTC Note 1 MTC16 16-Lead Thin Shrink Small Outline Package TSSOP , JEDEC MO-153, 4.4mm Wide MM74HC161N N16E 16-Lead Plastic Dual-In-Line Package PDIP , JEDEC MS-001, Wide MM74HC163M Note 1 M16A 16-Lead Small Outline Integrated Circuit SOIC , JEDEC MS-012, Narrow MM74HC163SJ M16D 16-Lead Small Outline Package SOP , EIAJ TYPE II, 5.3mm Wide MM74HC163N N16E 16-Lead Plastic Dual-In-Line Package PDIP , JEDEC MS-001, Wide Note 1 Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. 2003 Fairchild Semiconductor Corporation DS005008 MM74HC161 • MM74HC163 Connection Diagram Logic Diagram Truth Tables MM74HC161 CLK X CLR L H ENP X H L X H ENT X L H L X H Load X H L H Function Clear Count & RC disabled Count disabled Count & RC disabled Load Increment Counter MM74HC163 CLK X CLR L H ENP X H L X H ENT X L H L X H Load X H L H H = HIGH Level L = LOW Level X = Don’t Care = LOW-to-HIGH Transition Function Clear Count & RC disabled Count disabled Count & RC disabled Load Increment Counter MM74HC161 • MM74HC163 Absolute Maximum Ratings Note 2 Note 3 Recommended Operating Conditions Supply Voltage VCC DC Input Voltage VIN DC Output Voltage VOUT Clamp Diode Current IIK, IOK DC Output Current, per pin IOUT DC VCC or GND Current, per pin ICC Storage Temperature Range TSTG Power Dissipation PD Note 4 S.O. Package only Lead Temperature TL Soldering 10 seconds to +7.0V to VCC+1.5V to VCC+0.5V ±20 mA ±25 mA ±50 mA −65°C to +150°C 600 mW 500 mW 260°C Min Max Units Supply Voltage VCC

PDF Datasheet Preview

MM74HC161
• MM74HC163 Synchronous Binary Counter with Asynchronous Clear
• Synchronous Binary Counter with Synchronous Clear

MM74HC161
• MM74HC163 Synchronous Binary Counter with Asynchronous Clear
• Synchronous Binary Counter with Synchronous Clear

The MM74HC161 and MM74HC163 synchronous presettable counters utilize advanced silicon-gate CMOS technology and internal look-ahead carry logic for use in high speed counting applications. They offer the high noise immunity and low power consumption inherent to CMOS with speeds similar to low power Schottky TTL. The HC161 and the HC163 are 4 bit binary counters. All flip-flops are clocked simultaneously on the LOW-to-HIGH transition positive edge of the CLOCK input waveform.

These counters may be preset using the LOAD input. Presetting of all four flip-flops is synchronous to the rising edge of CLOCK. When LOAD is held LOW counting is disabled and the data on the A, B, C, and D inputs is loaded into the counter on the rising edge of CLOCK. If the load input is taken HIGH before the positive edge of CLOCK the count operation will be unaffected.

All of these counters may be cleared by utilizing the CLEAR input. The clear function on the MM74HC163 counter is synchronous to the clock. That is, the counters are cleared on the positive edge of CLOCK while the clear input is held LOW.

The MM74HC161 counter is cleared asynchronously. When the CLEAR is taken LOW the counter is cleared immediately regardless of the CLOCK.

Two active HIGH enable inputs ENP and ENT and a RIPPLE CARRY RC output are provided to enable easy cascading of counters. Both ENABLE inputs must be HIGH to count. The ENT input also enables the RC output. When enabled, the RC outputs a positive pulse when the counter overflows. This pulse is approximately equal in duration to the HIGH level portion of the QA output. The RC output is fed to successive cascaded stages to facilitate easy implementation of N-bit counters.

All inputs are protected from damage due to static discharge by diodes to VCC and ground.
s Typical operating frequency 40 MHz s Typical propagation delay clock to Q 18 ns s Low quiescent current 80 µA maximum 74HC Series s Low input current 1 µA maximum s Wide power supply range:
Ordering Code:

Order Number Package Number

Package Description

MM74HC161M Note 1

M16A
16-Lead Small Outline Integrated Circuit SOIC , JEDEC MS-012, Narrow

MM74HC161SJ

M16D
16-Lead Small Outline Package SOP , EIAJ TYPE II, 5.3mm Wide

MM74HC161MTC Note 1

MTC16
16-Lead Thin Shrink Small Outline Package TSSOP , JEDEC MO-153, 4.4mm Wide

MM74HC161N

N16E
16-Lead Plastic Dual-In-Line Package PDIP , JEDEC MS-001, Wide

MM74HC163M Note 1

M16A
16-Lead Small Outline Integrated Circuit SOIC , JEDEC MS-012, Narrow

MM74HC163SJ

M16D
16-Lead Small Outline Package SOP , EIAJ TYPE II, 5.3mm Wide

MM74HC163N

N16E
16-Lead Plastic Dual-In-Line Package PDIP , JEDEC MS-001, Wide
Note 1 Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
2003 Fairchild Semiconductor Corporation DS005008

MM74HC161
• MM74HC163

Connection Diagram Logic Diagram

Truth Tables

MM74HC161

CLK X

CLR L H

ENP X H L X H

ENT X L H L X H

Load X H L H

Function Clear

Count & RC disabled Count disabled

Count & RC disabled Load

Increment Counter

MM74HC163

CLK X

CLR L H

ENP X H L X H

ENT X L H L X H

Load X H L H

H = HIGH Level L = LOW Level X = Don’t Care = LOW-to-HIGH Transition

Function Clear

Count & RC disabled Count disabled

Count & RC disabled Load

Increment Counter

MM74HC161
• MM74HC163

Absolute Maximum Ratings Note 2

Note 3

Recommended Operating Conditions

Supply Voltage VCC DC Input Voltage VIN DC Output Voltage VOUT Clamp Diode Current IIK, IOK DC Output Current, per pin IOUT DC VCC or GND Current, per pin ICC Storage Temperature Range TSTG Power Dissipation PD

Note 4

S.O. Package only

Lead Temperature

TL Soldering 10 seconds
to +7.0V to VCC+1.5V to VCC+0.5V
±20 mA ±25 mA ±50 mA −65°C to +150°C
600 mW 500 mW
260°C

Min Max Units

Supply Voltage VCC

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived MM74HC161M Datasheet file may be downloaded here without warranties.

Datasheet ID: MM74HC161M 634375