FEB176

FEB176 Datasheet

Part	Datasheet
FEB176	FEB176 (pdf)

Related Parts	Information
FAN5631MPX	FAN5631MPX
FAN5632MPX	FAN5632MPX

PDF Datasheet Preview
FAN5631 / FAN5632 Regulated Step Down Charge Pump DC/DC Converter October 2007 FAN5631 / FAN5632 Regulated Step-Down Charge Pump DC/DC Converter 90% Peak Efficiency Low EMI Low Ripple Selectable Output Voltage:1.2V/1.5V for FAN5631 Efficiency Optimizer Feature for FAN5632 Input Voltage Range 2.2V to 5.5V Output Current Up to 250mA ±5% Output Voltage Accuracy 30µA Operating Current ICC<1mA in Shutdown Mode 1.5MHz Operating Frequency Shutdown Isolates Output from Input Soft-Start Limits Inrush Current Short-Circuit and Over-Temperature Protection Minimum External Component Count 10-Lead 3x3mm MLP Package Cell Phones Handheld Computers Portable Electronic Equipment Core Supply to Next-Generation Processors Low-Voltage DC Bus Digital Cameras DSP Supplies The FAN5631/FAN5632 is an advanced, thirdgeneration switched capacitor step-down DC/DC converter utilizing Fairchild's proprietary ScalarPump technology. This innovative architecture utilizes scalar switch re-configuration and fractional switching techniques to produce low output ripple, lower ESR spikes, and improve efficiency over a wide load range. The FAN5631/FAN5632 produces a fixed regulated output voltage from an input voltage of 2.2V to 5V. To maximize efficiency, the FAN5631/5632 achieves regulation by skipping pulses. Depending on load current, the size of the switches are scaled dynamically consequently, current spikes and EMI are minimized. An internal soft-start circuitry prevents excessive current from the supply. The device is internally protected against short-circuit and over-temperature conditions. The FAN5631 has a dual-output voltage feature. When VSEL is high, VOUT is 1.5V and when VSEL is low, VOUT is 1.2V. The FAN5632 has an efficiency optimizer feature that, when enabled, changes the switch mode configuration from 2:1 to 1:1 at the lower threshold of VIN. The efficiency is maintained at its peak level over a wider range of input voltages. In addition, VOUT varies from 1.2V to 1.5V as a result of this efficiency optimization. If the efficiency optimizer is not enabled, VOUT is regulated to 1.5V. Both the FAN5631 and FAN5632 are available in a 10lead 3x3mm MLP package. Ordering Information Package FAN5631MPX 10-Lead 3x3mm Molded Leadless Package MLP FAN5632MPX 10-Lead 3x3mm Molded Leadless Package MLP All packages are lead free per JEDEC J-STD-020B standard. Packing Method Tape and Reel Tape and Reel FAN5631 / FAN5632 Regulated Step Down Charge Pump DC/DC Converter VSEL CB+ GND 10 NC 8 NNCC COUT 10µF VIN = 2.7V to 5.5V CIN 10µF VOUT = 1.2V to 1.5V IOUT_max= 250mA Figure Typical Application FAN5631 FAN5632 with optimization Average Efficiency over VIN=2.7V to 5V = 66%, with optimization = 77% Average Efficiency over VIN=2.7V to 4.2V = 67%, with optimization = 84% Figure Typical Efficiency Graph 2006 Fairchild Semiconductor Corporation FAN5631 / FAN5632 Regulated Step Down Charge Pump DC/DC Converter Pin Configuration Top View VSEL 1 EN 2 CB+ 3 GND 4 CB- 5 10 NC 9 VIN 8 NC 7 NC 6 VOUT Figure Pin Assignments Pin Definitions Pin # 2 3 4 5 6 7 8 9 10 Name VSEL EN CB+ GND CBVOUT NC VIN NC Output Voltage Select Logic Input Pin. The VSEL pin cannot be left floating and must be connected to either a logic high or logic low level. FAN5631 If a logic low is applied to the VSEL pin, VOUT is 1.2V if a logic high is applied, VOUT is 1.5V. FAN5632 If a logic low is applied to the VSEL pin, the efficiency optimization mode is enabled and the output voltage accuracy is relaxed to meet optimum efficiency. If a logic high is applied, the device operates like a typical charge pump converter. Enable Input Pin. If a logic high is applied to the EN pin, the device is enabled. If a logic low is applied, the device is disabled and the supply current is reduced to less than 1µA. The EN pin cannot be left floating and must be connected to a logic high or logic low level. Bucket Capacitor Positive Pin. Ground Pin. This pin is connected to the internal MOSFET switches. This pin must be externally connected to GND. Bucket Capacitor Negative Pin. Output Voltage Pin. Not Connected. This pin is not internally connected.

PDF Datasheet Preview

FAN5631 / FAN5632 Regulated Step Down Charge Pump DC/DC Converter

October 2007

FAN5631 / FAN5632 Regulated Step-Down Charge Pump DC/DC Converter
90% Peak Efficiency Low EMI Low Ripple Selectable Output Voltage:1.2V/1.5V for FAN5631 Efficiency Optimizer Feature for FAN5632 Input Voltage Range 2.2V to 5.5V Output Current Up to 250mA ±5% Output Voltage Accuracy 30µA Operating Current ICC<1mA in Shutdown Mode 1.5MHz Operating Frequency Shutdown Isolates Output from Input Soft-Start Limits Inrush Current Short-Circuit and Over-Temperature Protection Minimum External Component Count 10-Lead 3x3mm MLP Package

Cell Phones Handheld Computers Portable Electronic Equipment Core Supply to Next-Generation Processors Low-Voltage DC Bus Digital Cameras DSP Supplies

The FAN5631/FAN5632 is an advanced, thirdgeneration switched capacitor step-down DC/DC converter utilizing Fairchild's proprietary ScalarPump technology. This innovative architecture utilizes scalar switch re-configuration and fractional switching techniques to produce low output ripple, lower ESR spikes, and improve efficiency over a wide load range.

The FAN5631/FAN5632 produces a fixed regulated output voltage from an input voltage of 2.2V to 5V.

To maximize efficiency, the FAN5631/5632 achieves regulation by skipping pulses. Depending on load current, the size of the switches are scaled dynamically consequently, current spikes and EMI are minimized. An internal soft-start circuitry prevents excessive current from the supply. The device is internally protected against short-circuit and over-temperature conditions.

The FAN5631 has a dual-output voltage feature. When VSEL is high, VOUT is 1.5V and when VSEL is low, VOUT is 1.2V.

The FAN5632 has an efficiency optimizer feature that, when enabled, changes the switch mode configuration from 2:1 to 1:1 at the lower threshold of VIN. The efficiency is maintained at its peak level over a wider range of input voltages. In addition, VOUT varies from 1.2V to 1.5V as a result of this efficiency optimization. If the efficiency optimizer is not enabled, VOUT is regulated to 1.5V.

Both the FAN5631 and FAN5632 are available in a 10lead 3x3mm MLP package.
Ordering Information

Package

FAN5631MPX
10-Lead 3x3mm Molded Leadless Package MLP

FAN5632MPX
10-Lead 3x3mm Molded Leadless Package MLP

All packages are lead free per JEDEC J-STD-020B standard.

Packing Method Tape and Reel Tape and Reel

FAN5631 / FAN5632 Regulated Step Down Charge Pump DC/DC Converter

VSEL

CB+ GND
10 NC
8 NNCC

COUT 10µF

VIN = 2.7V to 5.5V CIN 10µF

VOUT = 1.2V to 1.5V IOUT_max= 250mA

Figure Typical Application

FAN5631 FAN5632 with optimization

Average Efficiency over VIN=2.7V to 5V = 66%, with optimization = 77% Average Efficiency over VIN=2.7V to 4.2V = 67%, with optimization = 84%

Figure Typical Efficiency Graph
2006 Fairchild Semiconductor Corporation

FAN5631 / FAN5632 Regulated Step Down Charge Pump DC/DC Converter

Pin Configuration

Top View

VSEL 1 EN 2 CB+ 3

GND 4 CB- 5
10 NC 9 VIN 8 NC 7 NC 6 VOUT

Figure Pin Assignments

Pin Definitions

Pin #
2 3 4 5 6 7 8 9 10

Name

VSEL

EN CB+ GND CBVOUT NC VIN NC

Output Voltage Select Logic Input Pin. The VSEL pin cannot be left floating and must be connected to either a logic high or logic low level. FAN5631 If a logic low is applied to the VSEL pin, VOUT is 1.2V if a logic high is applied, VOUT is 1.5V. FAN5632 If a logic low is applied to the VSEL pin, the efficiency optimization mode is enabled and the output voltage accuracy is relaxed to meet optimum efficiency. If a logic high is applied, the device operates like a typical charge pump converter.

Enable Input Pin. If a logic high is applied to the EN pin, the device is enabled. If a logic low is applied, the device is disabled and the supply current is reduced to less than 1µA. The EN pin cannot be left floating and must be connected to a logic high or logic low level.

Bucket Capacitor Positive Pin.

Ground Pin. This pin is connected to the internal MOSFET switches. This pin must be externally connected to GND.

Bucket Capacitor Negative Pin.

Output Voltage Pin.

Not Connected. This pin is not internally connected.

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived FEB176 Datasheet file may be downloaded here without warranties.

Datasheet ID: FEB176 513949