DM74S182N
DM74S182N Datasheet
DM74S182 Look-Ahead Carry Generator
| Part | Datasheet |
|---|---|
DM74S182N |
DM74S182N (pdf) |
| PDF Datasheet Preview |
|---|
| DM74S182 Look-Ahead Carry Generator DM74S182 Look-Ahead Carry Generator These circuits are high-speed, look-ahead carry generators, capable of anticipating a carry across four binary adders or groups of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generatecarry, and propagate-carry functions are provided as shown in the pin designation table. When used in conjunction with the 181 arithmetic logic unit, these generators provide high-speed carry look-ahead capability for any word length. Each DM74S182 generates the look-ahead anticipated carry across a group of four ALU’s and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under typical application data. Carry input and output of the ALU’s are in their true form, and the carry propagate P and carry generate G are in negated form therefore, the carry functions inputs, out- puts, generate, and propagate of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions, as explained on the 181 data sheet are also applicable to and compatible with the look-ahead generator. Positive logic equations for the DM74S182 are: Cn + x = G0 + P0 Cn + y = G1 + P1 G0 + P1 P0 Cn + z = G2 + P2 G1 + P2 P1 G0 + P2 P1 P0 Cn G = G3 P3 + G2 P3 + P2 + G1 P3 + P2 + P1 + G0 P = P3 P2 P1 P0 s Typical propagation delay time 7 ns s Typical power dissipation 260 mW Ordering Code: Order Number Package Number Package Description DM74S182N N16E 16-Lead Plastic Dual-In-Line Package PDIP , JEDEC MS-001, Wide Connection Diagram Pin Designations Designation G0, G1, G2, G3 P0, P1, P2, P3 Cn + x, Cn + y, Cn + z G VCC GND Pin Nos. 3, 1, 14, 5 4, 2, 15, 6 13 12, 11, 9 Function Active LOW Carry Generate Inputs Active LOW Carry Propagate Inputs Carry Input Carry Outputs Active LOW Carry Generate Output Active LOW Carry Propagate Output Supply Voltage Ground 2000 Fairchild Semiconductor Corporation DS006474 DM74S182 Logic Diagram VCC = PIN 16 GND = PIN 8 64-Bit ALU, Full-Carry Look Ahead in Three Levels A and B inputs, and F outputs of 181 are not shown. DM74S182 Absolute Maximum Ratings Note 1 Supply Voltage Input Voltage 5.5V Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range −65°C to +150°C Note 1 The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation. Recommended Operating Conditions VCC VIH VIL IOH IOL TA Parameter Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Free Air Operating Temperature |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived DM74S182N Datasheet file may be downloaded here without warranties.