74VCX16721 Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs
Part | Datasheet |
---|---|
![]() |
74VCX16721MTDX (pdf) |
Related Parts | Information |
---|---|
![]() |
74VCX16721MTD |
PDF Datasheet Preview |
---|
74VCX16721 Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs 74VCX16721 Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs The VCX16721 contains twenty non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The 74VCX16721 is designed for low voltage 1.4V to 3.6V VCC applications with I/O compatibility up to 3.6V. The 74VCX16721 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation. s 1.4V to 3.6V VCC supply operation s 3.6V tolerant inputs and outputs s tPD CLK to On ns max for 3.0V to 3.6V VCC s Power-off high impedance inputs and outputs s Supports live insertion and withdrawal Note 1 s Static Drive IOH/IOL ±24 mA 3.0V VCC s Uses patented noise/EMI reduction circuitry s Latch-up performance exceeds 300 mA s ESD performance: Human body model > 2000V Machine model > 200V Note 1 To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor the minimum value of the resistor is determined by the current-sourcing capability of the driver. Ordering Code: Order Number Package Number Package Description 74VCX16721MTD MTD56 56-Lead Thin Shrink Small Outline Package TSSOP , JEDEC MO-153, 6.1mm Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Logic Symbol Pin Descriptions Pin Names OE CLK CE Description Output Enable Input Active LOW Clock Input Inputs Outputs Clock Enable Input Active LOW 2004 Fairchild Semiconductor Corporation DS500143 74VCX16721 Connection Diagram Logic Diagram Truth Table L or H H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial HIGH or LOW, inputs may not float Z = High Impedance = Previous O0 before LOW-to-HIGH transition of Clock = LOW-to-HIGH transition Z O0 L H O0 Functional Description The VCX16721 contains twenty D-type flip-flops with 3-STATE standard outputs. The twenty flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-HIGH Clock CLK transition, when the Clock-Enable CE is LOW. The 3-STATE standard outputs are controlled by the OutputEnable OE . When OE is HIGH, the standard outputs are in high impedance mode but this does not interfere with entering new data into the flip-flops. 74VCX16721 Absolute Maximum Ratings Note 2 Supply Voltage VCC DC Input Voltage VI Output Voltage VO Outputs 3-STATED Outputs Active Note 3 DC Input Diode Current IIK VI < 0V DC Output Diode Current IOK VO < 0V VO > VCC DC Output Source/Sink Current IOH/IOL DC VCC or GND Current per Supply Pin ICC or GND Storage Temperature Range TSTG −0.5V to +4.6V −0.5V to +4.6V −0.5V to +4.6V −0.5V to VCC + 0.5V −50 mA −50 mA +50 mA ±50 mA ±100 mA −65°C to +150°C Recommended Operating Conditions Note 4 Power Supply Operating 1.4V to 3.6V Input Voltage −0.3V to +3.6V Output Voltage VO Output in Active States Output in 3-STATE 0V to VCC 0.0V to 3.6V Output Current in IOH/IOL VCC = 3.0V to 3.6V VCC = 2.3V to 2.7V VCC = 1.65V to 2.3V VCC = 1.4V to 1.6V Free Air Operating Temperature TA Minimum Input Edge Rate |
More datasheets: ELT-315SYGWA/S530-E2 | BB-BONE-SERL-01 | B39431R723U310 | 212P0111S332RA | AP3581AMP-G1 | AP3581AMPTR-G1 | AP3581BMP-G1 | AP3581CMP-G1 | AP3581CMPTR-G1 | 74VCX16721MTD |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived 74VCX16721MTDX Datasheet file may be downloaded here without warranties.