74LVTH16240MTDX

74LVTH16240MTDX Datasheet

74LVT16240<br>• 74LVTH16240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs

Part	Datasheet
74LVTH16240MTDX	74LVTH16240MTDX (pdf)

Related Parts	Information
74LVTH16240MTD	74LVTH16240MTD
74LVT16240MTDX	74LVT16240MTDX
74LVT16240MTD	74LVT16240MTD
74LVTH16240MEAX	74LVTH16240MEAX
74LVTH16240MEA	74LVTH16240MEA
74LVT16240MEAX	74LVT16240MEAX
74LVT16240MEA	74LVT16240MEA

PDF Datasheet Preview
74LVT16240 • 74LVTH16240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs 74LVT16240 • 74LVTH16240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs The LVT16240 and LVTH16240 contain sixteen inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/receiver. The device is nibble controlled. Individual 3-STATE control inputs can be shorted together for 8-bit or 16-bit operation. The LVTH16240 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. These buffers and line drivers are designed for low-voltage 3.3V VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16240 and LVTH16240 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation. s Input and output interface capability to systems at 5V VCC s Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs 74LVTH16240 , also available without bushold feature 74LVT16240 s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free bus loading s Outputs source/sink mA s Functionally compatible with the 74 series 16240 s Latch-up performance exceeds 500 mA s ESD performance: Human-body model ! 2000V Machine model ! 200V Charged-device model ! 1000V Ordering Code: Order Number Package Number Package Description 74LVT16240MEA MS48A 48-Lead Small Shrink Outline Package SSOP , JEDEC MO-118, Wide 74LVT16240MTD MTD48 48-Lead Thin Shrink Small Outline Package TSSOP , JEDEC MO-153, 6.1mm Wide 74LVTH16240MEA MS48A 48-Lead Small Shrink Outline Package SSOP , JEDEC MO-118, Wide 74LVTH16240MTD MTD48 48-Lead Thin Shrink Small Outline Package TSSOP , JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Logic Symbol 2005 Fairchild Semiconductor Corporation DS012025 74LVT16240 • 74LVTH16240 Connection Diagram Pin Descriptions Pin Names Output Enable Inputs Active LOW Inputs 3-STATE Outputs Truth Table Inputs Inputs Inputs Inputs H HIGH Voltage Level L LOW Voltage Level X Immaterial Z High Impedance Outputs Outputs Outputs Outputs Functional Description The LVT16240 and LVTH16240 contain sixteen inverting buffers with 3-STATE standard outputs. The device is nibble 4-bits controlled with each nibble functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable OEn input for each nibble. When OEn is LOW, the outputs are in 2-state mode. When OEn is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs. Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. 74LVT16240 • 74LVTH16240 Absolute Maximum Ratings Note 1 Parameter Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current ICC IGND TSTG DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value to VCC 128 r64 r128 to Recommended Operating Conditions Conditions Output in 3-STATE Output in HIGH or LOW State Note 2 VI GND VO GND VO ! VCC Output at HIGH State VO ! VCC Output at LOW State Units V mA qC Parameter

PDF Datasheet Preview

74LVT16240
• 74LVTH16240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs
74LVT16240
• 74LVTH16240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs

The LVT16240 and LVTH16240 contain sixteen inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/receiver. The device is nibble controlled.

Individual 3-STATE control inputs can be shorted together for 8-bit or 16-bit operation.

The LVTH16240 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These buffers and line drivers are designed for low-voltage 3.3V VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16240 and LVTH16240 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.
s Input and output interface capability to systems at 5V VCC
s Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs 74LVTH16240 , also available without bushold feature 74LVT16240
s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free
bus loading s Outputs source/sink mA s Functionally compatible with the 74 series 16240 s Latch-up performance exceeds 500 mA s ESD performance:

Human-body model ! 2000V Machine model ! 200V Charged-device model ! 1000V
Ordering Code:

Order Number

Package Number

Package Description
74LVT16240MEA

MS48A
48-Lead Small Shrink Outline Package SSOP , JEDEC MO-118, Wide
74LVT16240MTD

MTD48
48-Lead Thin Shrink Small Outline Package TSSOP , JEDEC MO-153, 6.1mm Wide
74LVTH16240MEA

MS48A
48-Lead Small Shrink Outline Package SSOP , JEDEC MO-118, Wide
74LVTH16240MTD

MTD48
48-Lead Thin Shrink Small Outline Package TSSOP , JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Logic Symbol
2005 Fairchild Semiconductor Corporation DS012025
74LVT16240
• 74LVTH16240

Connection Diagram

Pin Descriptions

Pin Names

Output Enable Inputs Active LOW Inputs 3-STATE Outputs

Truth Table

Inputs

Inputs

Inputs

Inputs

H HIGH Voltage Level L LOW Voltage Level X Immaterial Z High Impedance

Outputs

Outputs

Outputs

Outputs

Functional Description

The LVT16240 and LVTH16240 contain sixteen inverting buffers with 3-STATE standard outputs. The device is nibble 4-bits controlled with each nibble functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable OEn input for each nibble. When OEn is LOW, the outputs are in 2-state mode. When OEn is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
74LVT16240
• 74LVTH16240

Absolute Maximum Ratings Note 1

Parameter

Supply Voltage

DC Input Voltage

DC Output Voltage

DC Input Diode Current

DC Output Diode Current

DC Output Current

ICC IGND TSTG

DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature

Value to VCC
128 r64 r128 to

Recommended Operating Conditions

Conditions

Output in 3-STATE Output in HIGH or LOW State Note 2 VI GND VO GND VO ! VCC Output at HIGH State VO ! VCC Output at LOW State

Units V
mA qC

Parameter

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived 74LVTH16240MTDX Datasheet file may be downloaded here without warranties.

Datasheet ID: 74LVTH16240MTDX 513423