

February 1990 Revised November 1999

100395

Low Power 9-Bit ECL-to-TTL Translator with Registers

General Description

The 100395 is a 9-bit translator for converting F100K logic levels to TTL logic levels. A HIGH on the output enable $\overline{(OE)}$ holds the TTL outputs in a high impedance state. Two separate clock inputs are available for multiplexing and system level testing.

The 100395 is designed with TTL 64 mA outputs for bus driving capability. All inputs have 50 k Ω pull down resistors. When the inputs are either unconnected or at the same potential, the outputs will go LOW.

Features


- 64 mA I_{OL} drive capability
- 2000V ESD protection
- -4.2V to -5.7V operating range
- Registered outputs
- TTL outputs

Ordering Code:


Order Number	Package Number	Package Description
100395QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ –D ₈	Data Inputs (ECL)
Q ₀ –Q ₈	Data Outputs (TTL)
ŌĒ	Output Enable (ECL)
CP ₁ , CP ₂	Clock Inputs (ECL)


Truth Table

	Inputs						
CP ₁	CP ₂	OE	D _N	Q_N			
~	L	L	L	L			
L	~	L	L	L			
~	L	L	Н	Н			
L		L	Н	Н			
Н	Х	Χ	Χ	NC			
X	Н	Χ	Χ	NC			
L	L	Χ	Χ	NC			
X	Х	Н	Χ	Z			

H = HIGH Voltage Level L = LOW Voltage Level Z = High Impedance NC = No Change

X = Don't Care

Logic Diagram



Absolute Maximum Ratings(Note 1)

Output Current

(DC Output HIGH) +130 mA ESD (Note 2) \geq 2000V

Recommended Operating Conditions

Supply Voltage

 $\begin{array}{c} {\rm V_{EE}} & -5.7 {\rm V} \ {\rm to} \ -4.2 {\rm V} \\ {\rm V_{TTL}} & +4.5 {\rm V} \ {\rm to} \ +5.5 {\rm V} \end{array}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version

DC Electrical Characteristics (Note 3)

 $V_{EE} = -4.2 V$ to $-5.7 V,~V_{CC} = V_{CCA} = GND,~T_{C} = 0 ^{\circ}C$ to $+85 ^{\circ}C$

Symbol	Parameter	Min	Тур	Max	Units	Cor	nditions
V _{OH}	Output HIGH Voltage	2.4			V	$I_{OH} = -15 \text{ mA}$	V _{IN} = V _{IH} (Max)
V _{OL}	Output LOW Voltage			0.55	V	I _{OL} = 64 mA	or V _{IL} (Min)
V _{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Si	ignal for All Inputs
V _{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Sig	gnal for All Inputs
I _{IL}	Input LOW Current	0.5			μΑ	$V_{IN} = V_{IL}$ (Min)	
I _{IH}	Input HIGH Current			240	μΑ	V _{IN} = V _{IH} (Max)	
I _{OZL}	3-STATE Current Output HIGH			-50	μΑ	$V_{OUT} = +0.4V$	
I _{OZH}	3-STATE Current Output LOW			+50	μΑ	$V_{OUT} = +2.7V$	
I _{CEX}	Output HIGH Leakage Current			250	μΑ	$V_{OUT} = V_{CC}$	
Ios	Output Short-Circuit Current	-100		-225	mA		
I _{EE}	V _{EE} Power Supply Current	-67		-29	mA	Inputs OPEN	
I _{CCH}	V _{TTL} Power Supply Current HIGH			29	mA		
I _{CCL}	V _{TTL} Power Supply Current LOW			65	mA		
I _{CCZ}	V _{TTL} Power Supply Current 3-STATE			49	mA		


Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

PLCC AC Electrical Characteristics

 $\rm V_{EE} = -4.2V$ to $-5.7V,~V_{CC} = GND,~V_{TTL} = +4.5V$ to +5.5V

Symbol	Parameter	T _C =	$T_C = 0^{\circ}C$		T _C = +25°C		T _C = +85°C		Conditions
Syllibol	n Farameter	Min	Max	Min	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay	2.30	5.00	2.30	5.00	2.30	5.00	ns	Figures 1, 2
t _{PHL}	Clock to Output	3.00	5.60	3.00	5.60	3.40	6.40		rigures 1, 2
t _{PZL}	Output Enable Time	3.20	7.60	3.20	7.60	3.20	7.60	ns Figures 1, 3	Figure 4. 2
t_{PZH}	$\overline{OE} \downarrow to Q_N$	2.40	5.60	2.40	5.60	2.40	5.60		
t _{PLZ}	Output Disable Time	3.20	7.60	3.20	7.60	3.20	7.60	ns Figures 1, 3	
t_{PHZ}	OE ↑ to Q _N	2.40	5.60	2.40	5.60	2.40	5.60		
t _H	Data to CP EN	1.5		1.5		1.5		ns	Figure 4 0
	Hold Time	1.5		1.5		1.5			Figures 1, 2
t _S	Data to CP EN	0.5		0.5		0.5		ns	Figures 1, 2
	Setup Time	0.5		0.5		0.5		115	rigules 1, 2
t _{PW} (H)	Clock Pulse Width	2.0		2.0		2.0		ns	Figures 1Figure 2

Test Circuit



Notes:

 $\label{eq:VCC} V_{CC} = 0 \text{V}, \ V_{CCA} = 0 \text{V}, \ V_{EE} = -4.5 \text{V}, \ V_{TTL} = +5 \text{V}.$

All unused outputs are loaded with 500Ω to GND. Decoupling capacitors are necessary in the test and end application environment. When V_{CC} and V_{CCA} are common to a single power plane, typically 0.0V, decouple V_{TTL} to that plane with one 0.01 μ F capacitor.

FIGURE 1. AC Test Circuit

Switch Positions for Parameter Testing

Parameter	S-Position			
t _{PLH} , t _{PHL}	Open			
t _{PHZ} , t _{PZH}	Open			
t _{PLZ} , t _{PZL}	Closed			

Switching Waveforms




FIGURE 2. Propagation Delay and Transition Times





FIGURE 3. Enable and Disable Waveforms, $\overline{\text{OE}}$ to Q_N

Physical Dimensions inches (millimeters) unless otherwise noted



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com