

## 2.5V and 3.3V LVCMOS Clock Fanout Buffer

The MPC9456 is a 2.5V and 3.3V compatible 1:10 clock distribution buffer designed for low-voltage mid-range to high-performance telecom, networking and computing applications. Both 3.3V, 2.5V and dual supply voltages are supported for mixed-voltage applications. The MPC9456 offers 10 low-skew outputs and a differential LVPECL clock input. The outputs are configurable and support 1:1 and 1:2 output to input frequency ratios. The MPC9456 is specified for the extended temperature range of -40 to 85°C.

### Features

- Configurable 10 outputs LVCMOS clock distribution buffer
- Compatible to single, dual and mixed 3.3V/2.5V voltage supply
- Wide range output clock frequency up to 250 MHz
- Designed for mid-range to high-performance telecom, networking and computer applications
- Supports high-performance differential clocking applications
- Max. output skew of 200 ps (150 ps within one bank)
- Selectable output configurations per output bank
- Tristable outputs
- 32 Id LQFP package
- Ambient operating temperature range of -40 to 85°C

### Functional Description

The MPC9456 is a full static design supporting clock frequencies up to 250 MHz. The signals are generated and retimed on-chip to ensure minimal skew between the three output banks.

Each of the three output banks can be individually supplied by 2.5V or 3.3V supporting mixed voltage applications. The FSELx pins choose between division of the input reference frequency by one or two. The frequency divider can be set individually for each of the three output banks. The MPC9456 can be reset and the outputs are disabled by deasserting the MR/OE pin (logic high state). Asserting MR/OE will enable the outputs.

All control inputs accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50  $\Omega$  transmission lines. The clock input is low voltage PECL compatible for differential clock distribution support. Please consult the MPC9446 specification for a full CMOS compatible device. For series terminated transmission lines, each of the MPC9456 outputs can drive one or two traces giving the devices an effective fanout of 1:20. The device is packaged in a 7x7 mm<sup>2</sup> 32-lead LQFP package.

**MPC9456**

**LOW VOLTAGE SINGLE OR  
DUAL SUPPLY 2.5V AND 3.3V  
LVCMOS CLOCK  
DISTRIBUTION BUFFER**



**FA SUFFIX**  
LQFP PACKAGE  
CASE 873A-02




Figure 1. MPC9456 Logic Diagram




Figure 2. Pinout: 32-Lead Package Pinout (Top View)

Table 1: Pin Configuration

Pin	I/O	Type	Function
PECL_CLK, PECL_CLK	Input	LVPECL	Differential clock reference Low voltage positive ECL input
FSEL <sub>A</sub> , FSEL <sub>B</sub> , FSEL <sub>C</sub>	Input	LVC MOS	Output bank divide select input
MR/OE	Input	LVC MOS	Internal reset and output tristate control
GND		Supply	Negative voltage supply output bank (GND)
V <sub>CCA</sub> , V <sub>CCB</sub> <sup>*</sup> , V <sub>CCC</sub>		Supply	Positive voltage supply for output banks
V <sub>CC</sub>		Supply	Positive voltage supply core (VCC)
QA0 - QA2	Output	LVC MOS	Bank A outputs
QB0 - QB2	Output	LVC MOS	Bank B outputs
QC0 - QC3	Output	LVC MOS	Bank C outputs

\* V<sub>CCB</sub> is internally connected to V<sub>CC</sub>.

Table 2: Supported Single and Dual Supply Configurations

Supply voltage configuration	V <sub>CC</sub> <sup>a</sup>	V <sub>CCA</sub> <sup>b</sup>	V <sub>CCB</sub> <sup>c</sup>	V <sub>CCC</sub> <sup>d</sup>	GND
3.3V	3.3V	3.3V	3.3V	3.3V	0V
Mixed voltage supply	3.3V	3.3V or 2.5V	3.3V	3.3V or 2.5V	0 V
2.5V	2.5V	2.5V	2.5V	2.5V	0 V

a. V<sub>CC</sub> is the positive power supply of the device core and input circuitry. V<sub>CC</sub> voltage defines the input threshold and levels

b. V<sub>CCA</sub> is the positive power supply of the bank A outputs. V<sub>CCA</sub> voltage defines bank A output levels

c. V<sub>CCB</sub> is the positive power supply of the bank B outputs. V<sub>CCB</sub> voltage defines bank B output levels. V<sub>CCB</sub> is internally connected to V<sub>CC</sub>.

d. V<sub>CCC</sub> is the positive power supply of the bank C outputs. V<sub>CCC</sub> voltage defines bank C output levels

Table 3: Function Table (Controls)

Control	Default	0	1
FSELA	0	f <sub>QA0:2</sub> = f <sub>REF</sub>	f <sub>QA0:2</sub> = f <sub>REF</sub> ÷ 2
FSELB	0	f <sub>QB0:2</sub> = f <sub>REF</sub>	f <sub>QB0:2</sub> = f <sub>REF</sub> ÷ 2
FSELC	0	f <sub>QC0:3</sub> = f <sub>REF</sub>	f <sub>QC0:3</sub> = f <sub>REF</sub> ÷ 2
MR/OE	0	Outputs enabled	Internal reset Outputs disabled (tristate)

Table 4: Absolute Maximum Ratings<sup>a</sup>

Symbol	Characteristics	Min	Max	Unit	Condition
V <sub>CC</sub>	Supply Voltage	-0.3	4.6	V	
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	
V <sub>OUT</sub>	DC Output Voltage	-0.3	V <sub>CC</sub> +0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
I <sub>OUT</sub>	DC Output Current		±50	mA	
T <sub>S</sub>	Storage temperature	-40	125	°C	

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

Table 5: General Specifications

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
V <sub>TT</sub>	Output Termination Voltage		V <sub>CC</sub> ÷ 2		V	
MM	ESD Protection (Machine Model)	200			V	
HBM	ESD Protection (Human Body Model)	2000			V	
LU	Latch-Up Immunity	200			mA	
C <sub>PD</sub>	Power Dissipation Capacitance		10		pF	Per output
C <sub>IN</sub>	Input Capacitance		4.0		pF	

**Table 6: DC Characteristics ( $V_{CC} = V_{CCA} = V_{CCB} = V_{CCC} = 3.3V \pm 5\%$ ,  $T_A = -40$  to  $+85^\circ C$ )**

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
$V_{IH}$	Input high voltage	2.0		$V_{CC} + 0.3$	V	LVC MOS
$V_{IL}$	Input low voltage	-0.3		0.8	V	LVC MOS
$V_{PP}$	Peak-to-peak input voltage	PCLK 250			mV	LVPECL
$V_{CMR}^a$	Common Mode Range	PCLK 1.1		$V_{CC}-0.6$	V	LVPECL
$I_{IN}$	Input current <sup>b</sup>			200	$\mu A$	$V_{IN}=GND$ or $V_{IN}=V_{CC}$
$V_{OH}$	Output High Voltage	2.4			V	$I_{OH}=-24\text{ mA}^c$
$V_{OL}$	Output Low Voltage			0.55 0.30	V	$I_{OL}=24\text{ mA}^b$ $I_{OL}=12\text{ mA}$
$Z_{OUT}$	Output impedance		14 - 17		$\Omega$	
$I_{CCQ}^d$	Maximum Quiescent Supply Current			2.0	mA	All $V_{CC}$ Pins

- a.  $V_{CMR}$  (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the  $V_{CMR}$  range and the input swing lies within the  $V_{PP}$  (DC) specification.
- b. Input pull-up / pull-down resistors influence input current.
- c. The MPC9456 is capable of driving  $50\Omega$  transmission lines on the incident edge. Each output drives one  $50\Omega$  parallel terminated transmission line to a termination voltage of  $V_{TT}$ . Alternatively, the device drives up to two  $50\Omega$  series terminated transmission lines.
- d.  $I_{CCQ}$  is the DC current consumption of the device with all outputs open and the input in its default state or open.

**Table 7: AC Characteristics ( $V_{CC} = V_{CCA} = V_{CCB} = V_{CCC} = 3.3V \pm 5\%$ ,  $T_A = -40$  to  $+85^\circ C$ )<sup>a</sup>**

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
$f_{ref}$	Input Frequency	0		250 <sup>b</sup>	MHz	
$f_{MAX}$	Maximum Output Frequency	+1 output 0 +2 output 0		250 <sup>b</sup> 125	MHz MHz	FSELx=0 FSELx=1
$V_{PP}$	Peak-to-peak input voltage	PCLK 500		1000	mV	LVPECL
$V_{CMR}^c$	Common Mode Range	PCLK 1.3		$V_{CC}-0.8$	V	LVPECL
$t_{P, REF}$	Reference Input Pulse Width	1.4			ns	
$t_r, t_f$	PCLK Input Rise/Fall Time			1.0 <sup>d</sup>	ns	0.8 to 2.0V
$t_{PLH}$ $t_{PHL}$	Propagation delay	CCLK to any Q 2.2 CCLK to any Q 2.2	2.8 2.8	4.45 4.2	ns ns	
$t_{PLZ, HZ}$	Output Disable Time			10	ns	
$t_{PZL, LZ}$	Output Enable Time			10	ns	
$t_{sk(O)}$	Output-to-output Skew	Within one bank Any output bank, same output divider Any output, Any output divider		150 200 350	ps ps ps	
$t_{sk(PP)}$	Device-to-device Skew			2.25	ns	
$t_{SK(P)}$	Output pulse skew <sup>e</sup>			200	ps	
DCQ	Output Duty Cycle	+1 output 47 +2 output 45	50 50	53 55	% %	DCREF = 50% DCREF = 25%-75%
$t_r, t_f$	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4V

- a. AC characteristics apply for parallel output termination of  $50\Omega$  to  $V_{TT}$ .
- b. The MPC9456 is functional up to an input and output clock frequency of 350 MHz and is characterized up to 250 MHz.
- c.  $V_{CMR}$  (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the  $V_{CMR}$  range and the input swing lies within the  $V_{PP}$  (AC) specification.
- d. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.
- e. Output pulse skew is the absolute difference of the propagation delay times:  $|t_{PLH} - t_{PHL}|$ .

Table 8: DC Characteristics ( $V_{CC} = V_{CCA} = V_{CCB} = V_{CCC} = 2.5V \pm 5\%$ ,  $T_A = -40$  to  $+85^\circ\text{C}$ )

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
$V_{IH}$	Input high voltage	1.7		$V_{CC} + 0.3$	V	LVCMOS
$V_{IL}$	Input low voltage	-0.3		0.7	V	LVCMOS
$V_{PP}$	Peak-to-peak input voltage	PCLK	250		mV	LVPECL
$V_{CMR}^a$	Common Mode Range	PCLK	1.1	$V_{CC}-0.7$	V	LVPECL
$V_{OH}$	Output High Voltage	1.8			V	$I_{OH} = -15\text{ mA}^b$
$V_{OL}$	Output Low Voltage			0.6	V	$I_{OL} = 15\text{ mA}$
$Z_{OUT}$	Output impedance		17 - 20 <sup>b</sup>		$\Omega$	
$I_{IN}$	Input current <sup>c</sup>			$\pm 200$	$\mu\text{A}$	$V_{IN} = \text{GND}$ or $V_{IN} = V_{CC}$
$I_{CCQ}^d$	Maximum Quiescent Supply Current			2.0	mA	All $V_{CC}$ Pins

- a.  $V_{CMR}$  (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the  $V_{CMR}$  range and the input swing lies within the  $V_{PP}$  (DC) specification.
- b. The MPC9456 is capable of driving 50 $\Omega$  transmission lines on the incident edge. Each output drives one 50 $\Omega$  parallel terminated transmission line to a termination voltage of  $V_{TT}$ . Alternatively, the device drives up to two 50 $\Omega$  series terminated transmission lines per output.
- c. Input pull-up / pull-down resistors influence input current.
- d.  $I_{CCQ}$  is the DC current consumption of the device with all outputs open and the input in its default state or open.

Table 9: AC Characteristics ( $V_{CC} = V_{CCA} = V_{CCB} = V_{CCC} = 2.5V \pm 5\%$ ,  $T_A = -40$  to  $+85^\circ\text{C}$ )<sup>a</sup>

Symbol	Characteristics	Min	Typ	Max	Unit	Condition	
f <sub>ref</sub>	Input Frequency	0		250 <sup>b</sup>	MHz		
f <sub>MAX</sub>	Maximum Output Frequency	0		250 <sup>b</sup>	MHz	FSELx=0	
	+2 output	0		125	MHz	FSELx=1	
V <sub>PP</sub>	Peak-to-peak input voltage	PCLK	500	1000	mV	LVPECL	
V <sub>CMRc</sub>	Common Mode Range	PCLK	1.1	V <sub>CC</sub> -0.7	V	LVPECL	
t <sub>P, REF</sub>	Reference Input Pulse Width	1.4			ns		
t <sub>r</sub> , t <sub>f</sub>	PCLK Input Rise/Fall Time			1.0 <sup>d</sup>	ns	0.7 to 1.7V	
t <sub>PLH</sub>	Propagation delay	PCLK to any Q	2.6	5.6	ns		
t <sub>PHL</sub>		PCLK to any Q	2.6	5.5	ns		
t <sub>PLZ</sub> , HZ	Output Disable Time			10	ns		
t <sub>PZL</sub> , LZ	Output Enable Time			10	ns		
t <sub>sk</sub> (O)	Output-to-output Skew	Within one bank		150	ps		
	Any output bank, same output divider			200	ps		
	Any output, Any output divider			350	ps		
t <sub>sk</sub> (PP)	Device-to-device Skew			3.0	ns		
t <sub>SK</sub> (P)	Output pulse skew <sup>e</sup>			200	ps		
DC <sub>Q</sub>	Output Duty Cycle	+1 or +2 output	45	50	55	%	DC <sub>REF</sub> = 50%
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time		0.1	1.0	ns	0.6 to 1.8V	

- a. AC characteristics apply for parallel output termination of 50 $\Omega$  to  $V_{TT}$ .
- b. The MPC9456 is functional up to an input and output clock frequency of 350 MHz and is characterized up to 250 MHz.
- c.  $V_{CMR}$  (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the  $V_{CMR}$  range and the input swing lies within the  $V_{PP}$  (AC) specification.
- d. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.
- e. Output pulse skew is the absolute difference of the propagation delay times:  $|t_{PLH} - t_{PHL}|$ .

**Table 10: AC Characteristics ( $V_{CC} = 3.3V \pm 5\%$ ,  $V_{CCA} = V_{CCB} = V_{CCC} = 2.5V \pm 5\%$  or  $3.3V \pm 5\%$ ,  $T_A = -40$  to  $+85^\circ\text{C}$ )<sup>a b</sup>**

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
$t_{sk}(O)$	Output-to-output Skew			150	ps	
	Within one bank			250	ps	
	Any output bank, same output divider			350	ps	
$t_{sk}(PP)$	Device-to-device Skew			2.5	ns	
$t_{PLH,HL}$	Propagation delay	PCLK to any Q				See 3.3V table
$t_{SK}(P)$	Output pulse skew <sup>c</sup>			250	ps	
$DC_Q$	Output Duty Cycle	$\pm 1$ or $\pm 2$ output	45	50	55	% $DC_{REF} = 50\%$

- a. AC characteristics apply for parallel output termination of  $50\Omega$  to  $V_{TT}$ .  
b. For all other AC specifications, refer to 2.5V or 3.3V tables according to the supply voltage of the output bank.  
c. Output pulse skew is the absolute difference of the propagation delay times:  $|t_{pLH} - t_{pHL}|$ .

# APPLICATIONS INFORMATION

## Driving Transmission Lines

The MPC9456 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50Ω resistance to V<sub>CC</sub>+2.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9456 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 3. "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9456 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 3. Single versus Dual Transmission Lines

The waveform plots in Figure 4. "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9456 output buffer is more than sufficient to drive 50Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9456. The output waveform in Figure 4. "Single versus Dual Line Termination Waveforms" shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36Ω series resistor plus the output

impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$\begin{aligned} V_L &= V_S (Z_0 \div (R_S + R_0 + Z_0)) \\ Z_0 &= 50\Omega \parallel 50\Omega \\ R_S &= 36\Omega \parallel 36\Omega \\ R_0 &= 14\Omega \\ V_L &= 3.0 (25 \div (18 + 14 + 25)) \\ &= 1.31V \end{aligned}$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.5V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).




Figure 4. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 5. "Optimized Dual Line Termination" should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 5. Optimized Dual Line Termination




Figure 6. PCLK MPC9456 AC test reference for  $V_{CC} = 3.3V$  and  $V_{CC} = 2.5V$




Figure 7. Output Transition Time Test Reference






Figure 8. Propagation delay ( $t_{pd}$ ) test reference



The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 9. Output Duty Cycle (DC)



The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 10. Output-to-output Skew  $t_{SK(O)}$





Figure 11. Output Transition Time test reference



# OUTLINE DIMENSIONS

FA SUFFIX  
LQFP PACKAGE  
CASE 873A-02  
ISSUE A




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
  4. DATUMS -T-, -U-, AND -Z- TO BE DETERMINED AT DATUM PLANE -AB-.
  5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -AC-.
  6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -AB-.
  7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.520 (0.020).
  8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.0003).
  9. EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	7.000 BSC		0.276 BSC	
A1	3.500 BSC		0.138 BSC	
B	7.000 BSC		0.276 BSC	
B1	3.500 BSC		0.138 BSC	
C	1.400	1.600	0.055	0.063
D	0.300	0.450	0.012	0.018
E	1.350	1.450	0.053	0.057
F	0.300	0.400	0.012	0.016
G	0.800 BSC		0.031 BSC	
H	0.050	0.150	0.002	0.006
J	0.090	0.200	0.004	0.008
K	0.500	0.700	0.020	0.028
M	12° REF		12° REF	
N	0.090	0.160	0.004	0.006
P	0.400 BSC		0.016 BSC	
Q	1°	5°	1°	5°
R	0.150	0.250	0.006	0.010
S	9.000 BSC		0.354 BSC	
S1	4.500 BSC		0.177 BSC	
V	9.000 BSC		0.354 BSC	
V1	4.500 BSC		0.177 BSC	
W	0.200 REF		0.008 REF	
X	1.000 REF		0.039 REF	

## NOTES

## NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. MOTOROLA and the  logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2002.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

**JAPAN:** Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu. Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-3569

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334

**Technical Information Center: 1-800-521-6274**

**HOME PAGE:** <http://www.motorola.com/semiconductors/>



**MOTOROLA**

**For More Information On This Product,  
Go to: [www.freescale.com](http://www.freescale.com)**

**MPC9456/D**