

General Description

The MAX3629 is a low-jitter precision clock generator optimized for network applications. The device integrates a crystal oscillator and a phase-locked loop (PLL) to generate high-frequency clock outputs for Ethernet applications.


Maxim's proprietary PLL design features ultra-low jitter (0.4ps_{RMS}) and excellent power-supply noise rejection (PSNR), minimizing design risk for network equipment.

The MAX3629 contains five LVDS outputs and three LVCMOS outputs. The output frequencies are selectable among 125MHz, 156.25MHz, and 312.5MHz by pin control.

Applications

Ethernet Networking Equipment

Typical Operating Circuit



Features

- ◆ Crystal Oscillator Interface: 25MHz
- ♦ OSC_IN Interface:

PLL Enabled: 25MHz

PLL Disabled: 20MHz to 320MHz

♦ Outputs:

One LVDS Output at 125MHz/156.25MHz/ 312.5MHz (Selectable with FSELA) Four LVDS Outputs at 125MHz/156.25MHz/ 312.5MHz (Selectable with FSELB) Three LVCMOS Outputs at 125MHz/156.25MHz

(Selectable with FSELB)


- ♦ Low Phase Jitter: 0.4ps_{RMS} (12kHz to 20MHz)
- **♦ Excellent PSNR**
- ♦ Operating Temperature Range: 0°C to +70°C

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX3629CTJ+	0°C to +70°C	32 TQFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad.

Pin Configuration



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Supply Voltage Range at VDD, VDDA,	
VDDO_SE, VDDO_DIFF	0.3V to +4.0V
Voltage Range at Q0, Q0, Q1, Q1, Q2, Q2,	
Q3, Q3, Q4, Q4, Q5, Q6, Q7, PLL_BP,	
FSELA, FSELB, OSC_IN0.3	$3V \text{ to } (V_{DD} + 0.3V)$
Voltage Range at X_IN Pin	0.3V to +1.2V

Voltage Range at X_OUT Pin	0.3V to (V _{DD} - 0.6V)
Continuous Power Dissipation (T _A = +70°C	C)
32-Pin TQFN-EP (derate 34.5mW/°C abo	ove +70°C)2759mW
Operating Junction Temperature	55°C to +150°C
Storage Temperature Range	65°C to +160°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +3.0 \text{V to } +3.6 \text{V}, T_A = 0 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DD} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ When using X_IN, X_OUT input, no signal is applied at OSC_IN. When PLL is enabled, $\overline{PLL_BP} = \text{high-Z or high.}$ When PLL is bypassed, $\overline{PLL_BP} = \text{low.}$) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Power-Supply Current (Note 2) IDD		PLL enabled		176	224	mA	
Fower-Supply Current (Note 2)	I _{DD}	PLL bypassed		160		IIIA	
LVDS OUTPUTS (Q0, Q0, Q1, Q1,	, Q2, Q2 , Q3,	Q3 , Q4, Q4 Pins)					
Output High Voltage	V _{OH}				1.475	V	
Output Low Voltage	V _{OL}		0.925			V	
Differential Output Voltage Amplitude	IV _{OD} I	Figure 1	250		400	mV	
Change in Magnitude of Differential Output for Complementary States	ΔIV _{OD} I				25	mV	
Output Offset Voltage	Vos		1.125		1.275	V	
Change in Magnitude of Output Offset Voltage for Complementary States	ΔIV _{OS} I				25	mV	
Differential Output Impedance			80	105	140	Ω	
Output Current		Shorted together		5		mA	
Output Current		Short to ground (Note 3)		8		IIIA	
Clock Output Rise/Fall Time	t _r , t _f	20% to 80%, $R_L = 100Ω$	100	180	330	ps	
Output Duty-Cycle Distortion		PLL enabled	48	50	52	%	
Output Duty-Cycle Distortion		PLL bypassed (Note 4)	46	50	54	/0	
LVCMOS/LVTTL OUTPUTS (Q5, 0	Q6, Q7 Pins)						
Output High Voltage	V _{OH}	I _{OH} = -12mA	2.6		V_{DD}	V	
Output Low Voltage	V _{OL}	I _{OL} = 12mA			0.4	V	
Output Rise/Fall Time	t _r , t _f 20% to 80% at 125MHz (Note 5)		0.15	0.5	0.8	ns	
Output Duty-Cycle Distortion	Distortion PLL enabled, PLL bypassed (Note 4)		45	50	55	%	
Output Impedance	Rout			15		Ω	

ELECTRICAL CHARACTERISTICS (continued)

(V_{DD} = +3.0V to +3.6V, T_A = 0°C to +70°C, unless otherwise noted. Typical values are at V_{DD} = +3.3V, T_A = +25°C, unless otherwise noted. When using X_IN, X_OUT input, no signal is applied at OSC_IN. When PLL is enabled, \overline{PLL}_{BP} = high-Z or high. When PLL is bypassed, \overline{PLL}_{BP} = low.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT SPECIFICATIONS (FSELA	, FSELB, PL	L_BP Pins)				•
Input-Voltage High	VIH		2.0		V _{DD}	V
Input-Voltage Low	VIL		0		0.8	V
Input High Current	lін	V _{IN} = V _{DD}			80	μΑ
Input Low Current	I _I L	V _{IN} = 0V	-80			μΑ
LVCMOS/LVTTL INPUT SPECIFI	CATIONS (O	SC_IN) (Note 6)				
Innut Clask Fraguenay		PLL enabled		25		N 41 1 -
Input Clock Frequency		PLL bypassed	20		320	MHz
Input Amplitude Range		(Note 7)	1.2		3.6	V
Input High Current	lін	$V_{IN} = V_{DD}$			80	μΑ
Input Low Current	I _I L	V _{IN} = 0V	-80			μΑ
Reference Clock Duty Cycle			40	50	60	%
Input Capacitance	CIN			1.5		pF
CLOCK OUTPUT AC SPECIFICA	TIONS					
VCO Center Frequency				625		MHz
0		FSELA = GND		125		
Output Frequency with PLL Enabled (Q0)		FSELA = V _{DD}		156.25		MHz
Enabled (Q0)		FSELA = high-Z		312.5		
0		FSELB = GND		125		
Output Frequency with PLL Enabled (Q1 to Q7)		FSELB = V _{DD}		156.25		MHz
Litabled (Q1 to Q1)		FSELB = high-Z (Note 8)		312.5		1
Output Frequency with PLL		LVDS outputs	20		320	N 41 1 -
Disabled		LVCMOS outputs	20		160	MHz
		12kHz to 20MHz, PLL_BP = high (Note 9)		0.4		
Integrated Phase Jitter at 125MHz/156.25MHz	RJ _{RMS}	12kHz to 20MHz, PLL_BP = high-Z (Note 10)		0.4		psRMS
Power-Supply Noise Rejection		LVDS output		-55		-ID -
(Note 11)		LVCMOS output		-47		dBc
Deterministic Jitter Due to		LVDS output		9		
Supply Noise (Note 12)		LVCMOS output		23		psp-p
Nonharmonic and Subharmonic Spurs		(Note 13)		-73		dBc
		f = 100Hz		-116		
		f = 1kHz		-124		1
LVDS Clock Output SSB Phase		f = 10kHz		-127		j ".
Noise at 125MHz (Note 14)		f = 100kHz		-131		dBc/Hz
		f = 1MHz		-144		1
		f > 10MHz		-149		1

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3.0 \text{V to } +3.6 \text{V}, T_A = 0 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DD} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ When using X_IN, X_OUT input, no signal is applied at OSC_IN. When PLL is enabled, $\overline{PLL_BP} = \text{high-Z or high.}$ When PLL is bypassed, $\overline{PLL_BP} = \text{low.}$) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		f = 100Hz		-115		
LVCMOS Clock Output SSB Phase Noise at 125MHz (Note 14)		f = 1kHz		-124		
		f = 10kHz		-126		dBc/Hz
		f = 100kHz		-130		UBC/HZ
		f = 1MHz		-144		
		f > 10MHz		-151		

- **Note 1:** A series resistor of up to 10.5Ω is allowed between V_{DD} and V_{DDA} for filtering supply noise when system power-supply tolerance is $V_{DD} = 3.3V \pm 5\%$. See Figure 4.
- Note 2: All outputs unloaded.
- **Note 3:** The current when an LVDS output is shorted to ground is the steady-state current after the detection circuitry has settled. It is expected that the LVDS output short to ground condition is short-term only.
- Note 4: Measured with OSC_IN input with 50% duty cycle.
- **Note 5:** Measured with a series resistor of 33Ω to a load capacitance of 3.0pF. See Figure 2.
- **Note 6:** The OSC_IN input can be DC- or AC-coupled.
- **Note 7:** Must be within the absolute maximum rating of $V_{DD} + 0.3V$.
- Note 8: AC characteristics of LVCMOS outputs (Q5, Q6, and Q7) are only guaranteed up to 160MHz.
- Note 9: Measured with 25MHz crystal (with OSC_IN left open).
- Note 10: Measured with 25MHz reference clock applied to OSC_IN.
- Note 11: Measured at 125MHz output with 40mV_{P-P} sinusoidal signal on the supply at 100kHz. Measured with a 10.5Ω resistor between V_{DD} and V_{DDA}.
- Note 12: Parameter calculated based on PSNR.
- Note 13: Measurement includes XTAL oscillator feedthrough, crosstalk, intermodulation spurs, etc.
- Note 14: Measured with 25MHz XTAL oscillator.




Figure 1. Driver Output Levels







Figure 2. LVCMOS Output Measurement Setup


Typical Operating Characteristics


(Typical values are at V_{DD} = +3.3V, T_A = +25°C, crystal frequency = 25MHz.)
















Typical Operating Characteristics (continued)

(Typical values are at $V_{DD} = +3.3V$, $T_A = +25$ °C, crystal frequency = 25MHz.)


DIFFERENTIAL OUTPUT WAVEFORM AT 125MHz (LVDS OUTPUT)




DIFFERENTIAL OUTPUT WAVEFORM AT 156.25MHz (LVDS OUTPUT)




DIFFERENTIAL OUTPUT WAVEFORM AT 312.5MHz (LVDS OUTPUT)




OUTPUT WAVEFORM



SPURS INDUCED BY POWER-SUPPLY NOISE vs. Noise Frequency



SPURS INDUCED BY POWER-SUPPLY NOISE vs. Noise Frequency



Pin Description

PIN	NAME	FUNCTION			
1	Q0	LVDS, Noninverting Clock Output			
2	Q0	LVDS, Inverting Clock Output			
3, 9, 17, 21, 32	GND	Supply Ground			
4	Q1	LVDS, Noninverting Clock Output			
5	Q1	LVDS, Inverting Clock Output			
6, 12	V _{DDO_DIFF}	Power Supply for Q0, Q1, Q2, Q3, and Q4 Clock Outputs. Connect to +3.3V.			
7	Q2	LVDS, Noninverting Clock Output			
8	Q2	LVDS, Inverting Clock Output			
10	Q3	LVDS, Noninverting Clock Output			
11	Q3	LVDS, Inverting Clock Output			
13	Q4	LVDS, Noninverting Clock Output			
14	Q4	LVDS, Inverting Clock Output			
15	RESERVED	Reserved. Connect to GND.			
Three-State LVCMOS/LVTTL Input. Controls the Q1 to Q7 output divider. When connected to low, the output frequency is 125MHz. When connected to logic-high, the output frequency i 156.25MHz. When left open (high-Z), the output frequency is 312.5MHz. For Q5 to Q7 LVCM outputs, the output specification is only valid up to 160MHz.					
18, 20, 22	Q5, Q6, Q7	LVCMOS Clock Output			
19, 23	V _{DDO_SE}	Power Supply for Q5, Q6, and Q7 Clock Outputs. Connect to +3.3V.			
24	24 RESERVED Reserved. Leave open.				
25	V _{DDA}	Analog Power Supply for the VCO. Connect to $+3.3V$. For additional power-supply noise filtering, this pin can connect to V_{DD} through a 10.5Ω resistor as shown in Figure 4.			
crystal interface (25MHz typical at X_III OSC_IN input (25MHz typical). When compared to the c		Three-State LVCMOS/LVTTL Input (Active Low). When connected to logic-high, the PLL locks to the crystal interface (25MHz typical at X_IN and X_OUT). When left open (high-Z), the PLL locks to the OSC_IN input (25MHz typical). When connected to logic-low, the PLL is bypassed and the OSC_IN input is selected. When bypass mode is selected, the VCO/PLL is disabled to save power and eliminate intermodulation spurs.			
27 V _{DD}		Power Supply for Digital Part of the Chip. Connect to +3.3V.			
		Three-State LVCMOS/LVTTL Input. Controls the Q0 output divider. When connected to logic-low, the output frequency is 125MHz. When connected to logic-high, the output frequency is 156.25MHz. When left open (high-Z), the output frequency is 312.5MHz.			
29	UVCMOS Input. Self-biased to allow AC- or DC-coupling. When PLL_BP is open, the OSC_IN input frequency should be 25MHz. When the PLL is in bypass mode (PLL_BP = low), the OSC_IN input frequency can be between 20MHz and 320MHz. When PLL_BP is high, the OSC_IN should be disconnected.				
30	X_IN	Crystal Oscillator Input			
31	X_OUT	Crystal Oscillator Output			




Figure 3. Functional Diagram

Detailed Description

The MAX3629 is a frequency generator designed to operate at Ethernet frequencies. It consists of an on-chip crystal oscillator, PLL, LVCMOS output buffers, and LVDS output buffers. Using a low-frequency clock (crystal or CMOS input) as a reference, the internal PLL generates a high-frequency output clock with excellent jitter performance. The outputs can be switched among 125MHz, 156.25MHz, and 312.5MHz.

Crystal Oscillator

An integrated oscillator provides the low-frequency reference clock for the PLL. This oscillator requires an external crystal connected between X_IN and X_OUT. The crystal frequency is 25MHz.

OSC_IN Buffer

The LVCMOS OSC_IN buffer is internally biased to allow AC- or DC-coupling. This input is internally AC-coupled, and is designed to operate at 25MHz when the PLL is enabled (PLL_BP is left open). When the PLL is bypassed (PLL_BP is set low), the OSC_IN buffer can be operated from 20MHz to 320MHz.

PLL

The PLL takes the signal from the crystal oscillator or reference clock input and synthesizes a low-jitter, highfrequency clock. The PLL contains a phase-frequency detector (PFD), a lowpass filter, and a voltage-controlled oscillator (VCO) that operates at 625MHz. The VCO output is connected to the PFD input through a feedback divider that divides the VCO frequency by 25 to lock onto the 25MHz reference clock or oscillator. For output Q0, the FSELA pin is used to select among 125MHz, 156.25MHz, and 312.5MHz. For outputs Q1 to Q4. the FSELB pin is used to select among 125MHz. 156.25MHz, and 312.5MHz. For outputs Q5, Q6, and Q7, the FSELB pin is used to select between 125MHz and 156.25MHz. To minimize noise-induced jitter, the VCO supply (VDDA) is isolated from the core logic and output buffer supplies.

LVDS Drivers

The high-frequency outputs—Q0, Q1, Q2, Q3, and Q4—are differential LVDS buffers designed to drive 100Ω .

LVCMOS Driver

LVCMOS outputs Q5, Q6, and Q7 are provided on the MAX3629. They are designed to drive single-ended high-impedance loads. The output specifications are only valid up to 160MHz.

_Applications Information

Power-Supply Filtering

The MAX3629 is a mixed analog/digital IC. The PLL contains analog circuitry susceptible to random noise. To take full advantage of on-board filtering and noise attenuation, in addition to excellent on-chip power-supply rejection, this part provides a separate power-supply pin, VDDA, for the VCO circuitry. The purpose of this design technique is to ensure clean input power supply to the VCO circuitry and to improve the overall immunity to power-supply noise. Figure 4 illustrates the recommended power-supply filter network for VDDA. This network requires that the power supply is +3.3V ±5%. Decoupling capacitors should be used on all other supply pins for best performance.




Figure 4. Analog Supply Filtering

Crystal Input Layout and Frequency Stability

The MAX3629 features integrated on-chip crystal oscillators to minimize system implementation cost. The integrated crystal oscillator is a Pierce-type that uses the crystal in its parallel resonance mode. It is recommended to use a 25MHz crystal with a load specification of $C_L = 18 pF$. The crystal frequency should be chosen so that the VCO operates at 625MHz. See Table 1 for the recommended crystal specifications.

The crystal, trace, and two external capacitors should be placed on the board as close as possible to the X_IN and X_OUT pins to reduce crosstalk and active signals into the oscillator.

The layout shown in Figure 5 gives approximately 2pF of trace plus footprint capacitors per side of the crystal (Y1). The dielectric material is FR-4 and dielectric thickness of the reference board is 15 mils. Using a 25MHz crystal and the capacitor values of C45 = 27pF and

Table 1. Crystal Selection Parameters

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Crystal Oscillation Frequency	fosc		25		MHz
Shunt Capacitance	Co			7.0	pF
Load Capacitance	CL		18		pF
Equivalent Series Resistance (ESR)	RS			50	Ω
Maximum Crystal Drive Level				300	μW




Figure 5. Crystal Layout

C46 = 33pF, the measured output frequency accuracy is -1ppm at +25°C ambient temperature.

Crystal Selection

The crystal oscillator is designed to drive a fundamental mode, AT-cut crystal resonator. See Table 1 for recommended crystal specifications. See Figure 6 for external capacitance connection.




Figure 6. Crystal, Capacitors Connection

Interface Models

Figures 7 and 8 show examples of interface models.




Figure 7. Simplified OSC_IN Pin Circuit Schematic




Figure 8. Simplified LVCMOS Output Circuit Schematic

Chip Information

PROCESS: BICMOS

Layout Considerations

The inputs and outputs are the most critical paths for the MAX3629 and great care should be taken to minimize discontinuities on these transmission lines between the connector and the IC. Here are some suggestions for maximizing the performance of the MAX3629:

- An uninterrupted ground plane should be positioned beneath the clock outputs. The ground plane under the crystal should be removed to minimize capacitance.
- Ground pin vias should be placed close to the IC and the input/output interfaces to allow a return current path to the MAX3629 and the receive devices.
- Supply decoupling capacitors should be placed close to the supply pins, preferably on the same layer as the MAX3629.
- Take care to isolate crystal input traces from the MAX3629 outputs.
- The crystal, trace, and two external capacitors should be placed on the board as close as possible to the X_IN and X_OUT pins to reduce crosstalk and active signals into the oscillator.
- Maintain 100 Ω differential (or 50 Ω single-ended) transmission line impedance into and out of the part.
- Use good high-frequency layout techniques and multilayer boards with an uninterrupted ground plane to minimize EMI and crosstalk.

Refer to the MAX3629 evaluation kit for more information.

Exposed-Pad Package

The exposed pad on the 32-pin TQFN package provides a very low inductance path for return current traveling to the PCB ground plane. The pad is also electrical ground on the MAX3629 and must be soldered to the circuit board ground for proper electrical performance.

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
32 TQFN-EP	T3255+5	<u>21-0140</u>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.