

#### **General Description**

The MAX3625 is a low-jitter precision clock generator optimized for networking applications. The device integrates a crystal oscillator and a phase-locked loop (PLL) clock multiplier to generate high-frequency clock outputs for Ethernet, 10G Fibre Channel, and other networking applications.

Maxim's proprietary PLL design features ultra-low jitter and excellent power-supply noise rejection, minimizing design risk for network equipment.

The MAX3625 has three LVPECL outputs. Selectable output dividers and a selectable feedback divider allow a range of output frequencies.

#### **Features**

- Crystal Oscillator Interface: 24.8MHz to 27MHz
- CMOS Input: Up to 320MHz
- Output Frequencies Ethernet: 125MHz, 156.25MHz, 312.5MHz 10G Fibre Channel: 159.375MHz, 318.75MHz
- Low Jitter 0.14ps<sub>RMS</sub> (1.875MHz to 20MHz) 0.38ps<sub>RMS</sub> (12kHz to 20MHz)
- Excellent Power-Supply Noise Rejection
- No External Loop Filter Capacitor Required

## **Ordering Information**

**Block Diagram** 

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE	
MAX3625CUG+	0°C to +70°C	24 TSSOP	U24-1	
+Denotes a lead-free package.				

#### Pin Configuration and Typical Application Circuit appear at end of data sheet.

#### IN SEL MR **BYPASS** SELA[1:0] QA\_OE SELA[1:0] -SELB[1:0] -RESET LOGIC/POR 0A RESET FB\_SEL --> DIVIDER LVPECL NA BUFFFR BYPASS ► QA RESET LVCMOS RFF IN 620MHz TO 648MHz PFD FILTER VCO 27pF QB1 LVPECL RESET RESET X IN BUFFER CRYSTAL QB1 OSCILLATOR DIVIDER DIVIDER X OUT QB OE Μ NB 33pF QB0 DIVIDERS: I VPFCI ± /N/IXI/N M = 24, 25 BUFFER ► 080 NA = 1245MAX3625 NB = 1, 2, 4, 5 SELB[1:0] FB\_SEL

#### 

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

**Applications** 

Ethernet Networking Equipment Fibre Channel Storage Area Network

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage Range V<sub>CC</sub>, V<sub>CCA</sub>, V<sub>CCO\_A</sub>, V<sub>CCO\_B</sub> .....-0.3V to +4.0V Voltage Range at REF\_IN, IN\_SEL, FB\_SEL, SELA[1:0], SELB[1:0], QA\_OE, QB\_OE, MR, BYPASS ....-0.3V to (V<sub>CC</sub> + 0.3V) Voltage Range at X\_IN Pin ....-0.3V to +1.2V Voltage Range at X\_OUT Pin .....-0.3V to (V<sub>CC</sub> - 0.6V) Current into QA,  $\overline{QA}$ , QB0,  $\overline{QB0}$ , QB1,  $\overline{QB1}$  .....-56mA Continuous Power Dissipation (T<sub>A</sub> = +70°C) 24-Pin TSSOP (derate 13.9mW/°C above +70°C) .....1111mW

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = +3.0V to +3.6V,  $T_A = 0^{\circ}$ C to +70°C, unless otherwise noted. Typical values are at V<sub>CC</sub> = +3.3V,  $T_A = +25^{\circ}$ C, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS	
Power Supply Current (Note 2)	1	IN_SEL = high		72	98	mA	
Power-Supply Current (Note 3)	Icc	IN_SEL = low		74			
CONTROL INPUT CHARACTERI (SELA[1:0], SELB[1:0], FB_SEL		_OE, QB_OE, MR, BYPASS Pins)					
Input Capacitance	CIN			2		pF	
Input Pulldown Resistor	RPULLDOWN	Pins MR, FB_SEL		75		kΩ	
Input Logic Bias Resistor	RBIAS	Pins SELA[1:0], SELB[1:0]		50		kΩ	
Input Pullup Resistor	Rpullup	Pins QA_OE, QB_OE, IN_SEL, BYPASS		75		kΩ	
LVPECL OUTPUTS (QA, QA, QA	0, QB0, QB1,	QB1 Pins)					
Output High Voltage	VOH		V <sub>CC</sub> - 1.13	V <sub>CC</sub> - 0.98	V <sub>CC</sub> - 0.83	v	
Output Low Voltage	V <sub>OL</sub>		V <sub>CC</sub> - 1.85	V <sub>CC</sub> - 1.7	V <sub>CC</sub> - 1.55	V	
Peak-to-Peak Output-Voltage Swing (Single-Ended)		(Note 2)	0.6	0.72	0.9	VP-P	
Clock Output Rise/Fall Time		20% to 80% (Note 2)	200	350	600	ps	
Output Duty Ovala Distortion		PLL enabled	48	50	52	- %	
Output Duty-Cycle Distortion		PLL bypassed (Note 4)	45	50	55	70	
LVCMOS/LVTTL INPUTS (SELA[1:0], SELB[1:0], FB_SEL, IN_SEL, QA_OE, QB_OE, MR, BYPASS Pins)							
Input-Voltage High	VIH		2.0			V	
Input-Voltage Low	VIL				0.8	V	
Input High Current	Iн	$V_{IN} = V_{CC}$			80	μA	
Input Low Current	IIL	$V_{IN} = 0V$	-80			μA	

#### ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, T_A = 0^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3.3V, T_A = +25^{\circ}C, \text{ unless otherwise}$ noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
<b>REF_IN SPECIFICATIONS (Input</b>	DC- or AC-C	coupled)	l			1	
		PLL enabled	24.8		27.0 MHz		
Reference Clock Frequency		PLL bypassed			320	20 IVIHZ	
Input-Voltage High	VIH		2.0			V	
Input-Voltage Low	VIL				0.8	V	
Input High Current	ЦΗ	VIN = VCC			240	μA	
Input Low Current	ЦĽ	V <sub>IN</sub> = 0V	-240			μA	
Reference Clock Duty Cycle		PLL enabled	30		70	%	
Input Capacitance				2.5		pF	
CLOCK OUTPUT AC SPECIFICA	TIONS	•					
VCO Frequency Range			620		648	MHz	
Random Jitter (Note 6)	Dista	12kHz to 20MHz		0.36	1.0	005140	
	RJ <sub>RMS</sub>	1.875MHz to 20MHz		0.14		- psrms	
Deterministic Jitter Induced by Power-Supply Noise		(Notes 6, 7, and 8)		5.6		psp-p	
Spurs Induced by Power-Supply Noise		(Notes 6, 8, and 9)		-54		dBc	
Nonharmonic and Subharmonic Spurs				-70		dBc	
Output Skew		Between any output pair		5		ps	
Clock Output SSB Phase Noise at 125MHz (Note 10)		f = 1kHz		-124			
		f = 10kHz		-127		]	
		f = 100kHz		-131		dBc/Hz	
		f = 1MHz		-145		]	
		f > 10MHz		-153		]	

Note 1: A series resistor of up to  $10.5\Omega$  is allowed between V<sub>CC</sub> and V<sub>CCA</sub> for filtering supply noise when system power-supply tolerance is  $V_{CC}$  = 3.3V ±5%. See Figure 1.

Note 2: LVPECL outputs guaranteed up to 320MHz.

Note 2: EVE EOE outputs guaranteed up to ozorwinz.
Note 3: All outputs enabled and unloaded.
Note 4: Measured with a crystal (see Table 4) or an AC-coupled, 50% duty-cycle signal on REF\_IN.
Note 5: Measured using setup shown in Figure 1.
Note 6: Measured with crystal source, see Table 4.
Note 7: Measured with Agilent DSO81304A 40GS/s real-time oscilloscope.

Note 8: Measured with  $40\text{mV}_{P-P}$ , 100kHz sinusoidal signal on the supply.

Note 9: Measured at 156.25MHz output.

Note 10: Measured with 25MHz crystal or 25MHz reference clock at REF\_IN with a slew rate of 0.5V/ns or greater.

**Typical Operating Characteristics** 

(Typical values are at  $V_{CC}$  = +3.3V,  $T_A$  = +25°C, crystal frequency = 25MHz.)

#### SUPPLY CURRENT **DIFFERENTIAL OUTPUT WAVEFORM** PHASE NOISE AT 312.5MHz vs. TEMPERATURE **CLOCK FREQUENCY** AT 156.25MHz 250 -80 225 -90 NOISE POWER DENSITY (dBc/Hz) 200 -100 AMPLITUDE (200mv/div) SUPPLY CURRENT (mA) ALL OUTPUTS ACTIVE AND TERMINATED 175 -110 150 125 -120 100 ALL OUTPUTS ACTIVE AND UNTERMINATED -130 75 -140 50 -150 25 0 -160 0 10 20 30 40 50 60 70 10 100 1000 10.000 100.000 01 1ns/div 1 AMBIENT TEMPERATURE (°C) OFFSET FREQUENCY (kHz) **PHASE NOISE AT 125MHz** PHASE NOISE AT 156.25MHz JITTER HISTOGRAM (312.5MHz OUTPUT, 40mV<sub>P-P</sub> SUPPLY NOISE AT 100kHz) **CLOCK FREQUENCY CLOCK FREQUENCY** -80 -80 -90 -90 NOISE POWER DENSITY (dBc/Hz) VOISE POWER DENSITY (dBc/Hz) -100 -100 $DJ = 5.6ps_{P-P}$ -110 -110 -120 -120 -130 -130 -140 -140 -150 -150 -160 -160 10 100 1000 10,000 100,000 10 100 1000 10,000 100,000 0.1 0.1 1 5ps/div OFFSET FREQUENCY (kHz) OFFSET FREQUENCY (kHz) SPURS INDUCED BY POWER-SUPPLY NOISE vs. NOISE FREQUENCY 0 $f_C = 312.5 MHz$ -10 NOISE AMPLITUDE = 40mVP-P -20 SPUR POWER (dBc) -30 -40

100

NOISE FREQUENCY (kHz)

1000

10,000

-50 -60 -70 -80 -90

**MAX3625** 

#### **Pin Description**

PIN	NAME	FUNCTION
1, 24	SELB0, SELB1	LVCMOS/LVTTL Inputs. Control NB divider setting. Has $50k\Omega$ input impedance. See Table 2 for more information.
2	BYPASS	LVCMOS/LVTTL Input (Active Low). Connect low to bypass the internal PLL. Connect high or leave open for normal operation. When in bypass mode the output dividers are set to divide by 1. Has internal 75k $\Omega$ pullup to V <sub>CC</sub> .
3	MR	LVCMOS/LVTTL Input. Master reset input. Pulse high for > 1 $\mu$ s to reset all dividers. Has internal 75k $\Omega$ pulldown to GND. Not required for normal operation.
4	Vcco_a	Power Supply for QA Clock Output. Connect to +3.3V.
5	QA	Noninverting Clock Output, LVPECL
6	QA	Inverting Clock Output, LVPECL
7	QB_OE	LVCMOS/LVTTL Input. Enables/disables QB clock outputs. Connect pin high or leave open to enable LVPECL clock outputs QB0 and QB1. Connect low to set QB0 and QB1 to a logic 0. Has internal $75k\Omega$ pullup to V <sub>CC</sub> .
8	QA_OE	LVCMOS/LVTTL Input. Enables/disables the QA clock output. Connect this pin high or leave open to enable the LVPECL clock output QA. Connect low to set QA to a logic 0. Has internal 75k $\Omega$ pullup to V <sub>CC</sub> .
9	FB_SEL	LVCMOS/LVTTL Input. Controls M divider setting. See Table 3 for more information. Has internal 75k $\Omega$ pulldown to GND.
10	VCCA	Analog Power Supply for the VCO. Connect to +3.3V. For additional power-supply noise filtering, this pin can connect to V <sub>CC</sub> through $10.5\Omega$ as shown in Figure 1 (requires V <sub>CC</sub> = 3.3V ±5%).
11	V <sub>CC</sub>	Core Power Supply. Connect to +3.3V.
12, 13	SELA0, SELA1	LVCMOS/LVTTL Inputs. Control NA divider setting. See Table 2 for more information. $50k\Omega$ input impedance.
14	GND	Supply Ground
15	X_OUT	Crystal Oscillator Output
16	X_IN	Crystal Oscillator Input
17	REF_IN	LVCMOS Reference Clock Input. Self-biased to allow AC- or DC-coupling.
18	IN_SEL	LVCMOS/LVTTL Input. Connect high or leave open to use a crystal. Connect low to use REF_IN. Has internal 75k $\Omega$ pullup to V <sub>CC</sub> .
19	QB1	LVPECL, Inverting Clock Output
20	QB1	LVPECL, Noninverting Clock Output
21	<b>QB0</b>	LVPECL, Inverting Clock Output
22	QB0	LVPECL, Noninverting Clock Output
23	V <sub>CCO</sub> B	Power Supply for QB0 and QB1 Clock Output. Connect to +3.3V.

#### **Detailed Description**

The MAX3625 is a low-jitter clock generator designed to operate at Ethernet and Fibre Channel frequencies. It consists of an on-chip crystal oscillator, PLL, programmable dividers, and LVPECL output buffers. Using a low-frequency clock (crystal or CMOS input) as a reference, the internal PLL generates a high-frequency output clock with excellent jitter performance.

#### **Crystal Oscillator**

An integrated oscillator provides the low-frequency reference clock for the PLL. This oscillator requires an external crystal connected between X\_IN and X\_OUT. Crystal frequency is 24.8MHz to 27MHz.

#### **REF\_IN Buffer**

An LVCMOS-compatible clock source can be connected to REF\_IN to serve as the reference clock.

The LVCMOS REF\_IN buffer is internally biased to the threshold voltage (1.4V typ) to allow AC- or DC-coupling, and is designed to operate up to 320MHz.

#### PLL

The PLL takes the signal from the crystal oscillator or reference clock input and synthesizes a low-jitter, highfrequency clock. The PLL contains a phase-frequency detector (PFD), a lowpass filter, and a voltage-controlled oscillator (VCO) with a 620MHz to 648MHz operating range. The VCO is connected to the PFD input through a feedback divider. See Table 3 for divider values. The PFD compares the reference frequency to the divided-down VCO output (fvco/M) and generates a control signal that keeps the VCO locked to the reference clock. The high-frequency VCO output clock is sent to the output dividers. To minimize noise-induced jitter, the VCO supply (V<sub>CCA</sub>) is isolated from the core logic and output buffer supplies.

#### **Output Dividers**

The output dividers are programmable to allow a range of output frequencies. See Table 2 for the divider input settings. The output dividers are automatically set to divide by 1 when the MAX3625 is in bypass mode ( $\overline{BYPASS} = 0$ ).

#### **LVPECL** Drivers

The high-frequency outputs-QA, QB0, and QB1-are differential PECL buffers designed to drive transmission lines terminated with 50 $\Omega$  to V<sub>CC</sub> - 2.0V. The maximum operating frequency is specified up to 320MHz. The outputs can be disabled, if not used. The outputs go to a logic 0 when disabled.

#### **Reset Logic/POR**

During power-on, a power-on reset (POR) signal is generated to synchronize all dividers. An external master reset (MR) signal is not required.

#### **Applications Information**

#### **Power-Supply Filtering**

The MAX3625 is a mixed analog/digital IC. The PLL contains analog circuitry susceptible to random noise. In addition to excellent on-chip power-supply noise rejection, the MAX3625 provides a separate powersupply pin, VCCA, for the VCO circuitry. Figure 1 illustrates the recommended power-supply filter network for VCCA. The purpose of this design technique is to ensure a clean power supply to the VCO circuitry and to improve the overall immunity to power-supply noise. This network requires that the power supply is +3.3V ±5%. Decoupling capacitors should be used on all supply pins for best performance.

#### **Output Divider Configuration**

Table 2 shows the input settings required to set the output dividers. Note that when the MAX3625 is in bypass mode (BYPASS set low), the output dividers are automatically set to divide by 1.

#### **PLL Divider Configuration**

Table 3 shows the input settings required to set the PLL feedback divider.

#### **Crystal Selection**

The crystal oscillator is designed to drive a fundamental mode, AT-cut crystal resonator. See Table 4 for recommended crystal specifications. See Figure 3 for external capacitance connection.

#### **Crystal Input Layout**

The crystal, trace, and two external capacitors should be placed on the board as close as possible to the MAX3625's X\_IN and X\_OUT pins to reduce crosstalk of active signals into the oscillator. The example layout shown in Figure 3 gives approximately 3pF of trace plus footprint capacitance per side of the crystal. The dielectric material is FR-4 and dielectric thickness of the reference board is 15 mils. Using a 25MHz crystal and the capacitor values of C10 = 27pF and C9 =33pF, the measured output frequency accuracy is -14ppm at +25°C ambient temperature.




Figure 1. Analog Supply Filtering



CRYSTAL OR CMOS INPUT FREQUENCY (MHz)	FEEDBACK DIVIDER, M	VCO FREQUENCY (MHz)	OUTPUT DIVIDER, NA AND NB	OUTPUT FREQUENCY (MHz)	APPLICATIONS	
			2	312.5		
25	25 25	625	4	156.25	Ethernet	
			5	125		
25.78125	25	644.53125	4	161.132812	10Gbps Ethernet	
	26.04166 24	625	2	312.5		
26.04166			4	156.25	Ethernet	
			5	125		
26 5625	26.5625 24	637.5 -	2	318.75	10G Fibre Channel	
20.0020			4	159.375		

#### **Table 1. Output Frequency Determination Chart**

#### Table 2. Output Divider Configuration Chart

INP	NA/NB DIVIDER	
SELA1/SELB1	SELA0/SELB0	NA/NG DIVIDER
0	0	/ 1*
0	1	/ 2*
1	0	/ 4
1	1	/ 5

\*Maximum guaranteed output frequency is 320MHz.

#### Table 3. PLL Divider Configuration Chart

FB_SEL INPUT	M DIVIDER
0	/ 25
1	/ 24

#### **Table 4. Crystal Selection Parameters**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Crystal Oscillation	fosc	24.8		27	MHz
Shunt Capacitance	Co		2.0	7.0	рF
Load Capacitance	CL		18		рF
Equivalent Series Resistance (ESR)	Rs			50	Ω
Maximum Crystal Drive Level				300	μW




Figure 2. Crystal Layout




Figure 3. Crystal, Capacitors Connection






Figure 4. Thevenin Equivalent of Standard PECL Termination




Figure 5. AC-Coupled PECL Termination

#### Interfacing with LVPECL Outputs

The equivalent LVPECL output circuit is given in Figure 7. These outputs are designed to drive a pair of  $50\Omega$  transmission lines terminated with  $50\Omega$  to  $V_{TT} = V_{CC} - 2V$ . If a separate termination voltage ( $V_{TT}$ ) is not available, other terminations methods can be used such as shown in Figures 4 and 5. Unused outputs should be disabled and may be left open. For more information on LVPECL terminations and how to interface with other logic families, refer to Maxim Application Note *HFAN-01.0: Introduction to LVDS, PECL, and CML*.

#### **Interface Models**

Figures 6 and 7 show examples of interface models.




Figure 6. Simplified REF\_IN Pin Circuit Schematic




Figure 7. Simplified LVPECL Output Circuit Schematic

#### **Layout Considerations**


The inputs and outputs are critical paths for the MAX3625, and care should be taken to minimize discontinuities on these transmission lines. Here are some suggestions for maximizing the MAX3625's performance:

- An uninterrupted ground plane should be positioned beneath the clock I/Os.
- Supply and ground pin vias should be placed close to the IC and the input/output interfaces to allow a return current path to the MAX3625 and the receive devices.
- Supply decoupling capacitors should be placed close to the MAX3625 supply pins.
- Maintain 100Ω differential (or 50Ω single-ended) transmission line impedance out of the MAX3625.
- Use good high-frequency layout techniques and multilayer boards with an uninterrupted ground plane to minimize EMI and crosstalk.

Refer to the MAX3625 Evaluation Kit for more information.

#### \_Pin Configuration

**MAX3625** 




#### Chip Information

TRANSISTOR COUNT: 10,670 PROCESS: BICMOS

///XI//I

**\_Typical Application Circuit** 



#### **Package Information**

For the latest package outline information, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	DOCUMENT NO.
24 TSSOP	<u>21-0066</u>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

10

**MAX3625** 

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

is a registered trademark of Maxim Integrated Products, Inc.