A MICROSEMI COMPANY

Second-Generation Power Factor Controller

PRODUCTION DATA SHEET

$\overline{\mathbf{T}}$ HE $\overline{\mathbf{I}}$ NFINITE \mathbf{P} OWER OF \mathbf{I} NNOVATION

DESCRIPTION

The LX1562 is a second-generation family of power factor correction controllers using a discontinuous mode of operation. They are optimized for electronic ballast applications. Many improvements have been made over the original SG3561A controller introduced by Silicon General Semiconductor in 1992.


New features include the addition of an internal start-up circuit eliminating bulky external components while allowing independent boost converter operation. Addition of internal current sense blanking eliminating the need for an external R/C filter network. Internal clamping of the error amplifier and multiplier outputs improves turn on overshoot characteristics and current limiting.

Special circuitry has also been added to prevent no load runaway conditions. And finally, output drive clamps limiting power MOSEFT gate drive independent of supply voltage greatly enhance the products practical application.

Although the IC design has been optimized for electronic ballast applications, it can also be used for power factor correction in lower power (typical < 300W) AC-DC converters. One unique feature of the device is encompassed by the addition of internal logic circuitry to detect zero crossing of the inductor current thus maintaining the discontinuous current mode of operation. This feature prevents large current gaps from appearing thereby minimizing distortion and enhancing power factor correction.

IMPORTANT: For the most current data, consult MICROSEMI's website: http://www.microsemi.com

PRODUCT HIGHLIGHT



	KI	ΞY	FE/	A T U	JR	ES

- Internal Start-Up Circuit
- Internal Current Sense Blanking
- Improved MicroPower Start-Up
- Current (300µA maximum)
- Clamped E.A. Output For Lower Turn-On Overshoot
- Multiplier Clamp Limits Maximum Input Current
- Internal Over Voltage Protection Replaces Built-In C.S. Offset
- PWM Output Clamp Limits MOSFET Gate Drive Voltage
- Increased UVLO Hysteresis Reduces Start-Up Timing (LX1562 Only)
- Low Operating Current Consumption
- Internal 1.5% Reference
- Totem Pole Output Stage
- Automatic Current Limiting of Boost Stage
- Discontinuous Mode of Operation With No Current Gaps
- No Slope Compensation Required

KEY FEATURES

- Electronic Ballast
- Switching Power Supplies

Available Options Per Part

rivaliable options ref rate #					
Part #	Start-Up Voltage	Hysteresis Voltage			
LX1562	13.1V	5.2V			
LX1563	9.8V	2.1V			

	PACKAGE ORDER INFO						
N	Plastic DIP M 8-Pin	DM Plastic SOIC 8-Pin					
T _A (°C)	RoHS Compliant / Pb-free Transition D/C: 0503	RoHS Compliant / Pb-free Transition D/C: 0440					
0 to 100	LX1562IM	LX1562IDM					
010100	LX1563IM	LX1563IDM					

Note: Available in Tape & Reel. Append the letters "TR" to the part number (i.e. LX5241CDB-TR).

LINFINITY MICROELECTRONICS INC. 11861 Western Avenue, Garden Grove, CA. 92841, 714-898-8121, Fax: 714-893-2570


Second-Generation Power Factor Controller

PRODUCTION DATA SHEET

95°C/W

165°C/W

ABSOLUTE MAXIMUM RATINGS (Note 1)
Supply Voltage (V_{IN}) 0.3V to 28V Peak Driver Output Current (Note 3)±500mA Driver Output Clamping Diodes
$V_{o} > V_{cc}$ or $V_{o} < -0.3V$ ±10mA Detector Clamping Diodes
$V_{\text{DET}} > 6V \text{ or } V_{\text{DET}} < 0.9V \dots \pm 10 \text{mA}$
Error Amp, Multiplier, and Comparator Input Voltages0.3V to 6Y
Detector Input Voltage (Note 2)0.3 to 6V
Operating Junction Temperature Plastic (M and DM Packages)
Storage Temperature Range
Lead Temperature (Soldering, 10 Seconds)
Pb-free / RoHS Peak Package Solder Reflow Temp (40 second max. exposure)
 Values beyond which damage may occur. All voltages are specified with respect to ground, and all currents are positive into the specified terminal. Note 2. With no limiting resistor.
Note 3. Current duty cycle is chosen such that T_j is below 150°C.
THERMAL DATA



(TOP VIEW) RoHS / Pb-free 100% Matte Tin Lead Finish

M PACKAGE:

THERMAL RESISTANCE-JUNCTION TO AMBIENT, θ_1

DM PACKAGE:

THERMAL RESISTANCE-JUNCTION TO AMBIENT, θ_{JA}

Junction Temperature Calculation: $T_{i} = T_{A} + (P_{D} \times \theta_{A})$. The θ_{iA} numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow



SECOND-GENERATION POWER FACTOR CONTROLLER

PRODUCTION DATA SHEET

RECOMMENDED OPERATING CONDITIONS (Note 4)								
Parameter	Symbol	Recommend	Units					
Falameter	Symoon	Min.	Тур.	Max.				
Supply Voltage Range		11		25	V			
Peak Driver Output Current			±200		mA			
Operating Ambient Temperature Range:								
LX1562/1563		0		100	°C			

Note 4. Range over which the device is functional.

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for the LX1562/1563 with $0^{\circ}C \le T_A \le 100^{\circ}C$; $V_{IN}=12V$. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter	Symbol	Test Conditions	LX	LX1562I/1563I		Units
Falameter	Symoor	Test conditions	Min.	Тур.	Max.	Units
Under-Voltage Lockout Section						
Start Threshold Voltage	V _{st}	LX1562 Only	12	13.1	14	V
		LX1563 Only	9.2	9.8	10.6	V
UV Lockout Hysteresis	ΔV_{H}	LX1562 Only	4	5.2	6	V
		LX1563 Only	1.7	2.1	2.5	V
Supply Current Section						
Start-Up Supply Current	I _{st}	V _N < V _{TH}		200	300	μA
Operating Supply Current	I _Q	V _N = 12V, Output Not Switching		5	8	mA
Dynamic Operating Supply Current	I _{OP}	V _№ = 12V, 50kHz, CGS = 1000pF		6	10	mA
Reference Section (Note 5)				•		
Initial Accuracy (Note 8)	V _R	$I_{REF} = 0mA$, $T_A = 25^{\circ}C$	2.465	2.50	2.535	V
		I _{REF} = OmA	2.44		2.56	V
Line Regulation	ΔV_1	12V < V < 25V		0.1		mV
Load Regulation	ΔV_L	$0 < I_{REF} < 2mA$		1.3		mV
Temperature Stability	ΔV_T			20		m٧
Error Amplifier Section				•		
Input Bias Current	I _B		-500	50	500	nA
Large Signal Open Loop Voltage Gain	A _{VOL}	(Note 5)	60	80		dB
Slew Rate	S			0.63		V/µsec
Power Supply Rejection Ratio (Note 5)	PSRR	11 to 25V	60	80		dB
Output Source Current	I _{SR}	V _{OH} = 3V	-2	-4.5		mA
Output Sink Current	sк	$V_{OL} = 2V$	3	4.5		mA
Output Voltage Range (Note 7)	E.A.o	No Load on E.A. Output	1.2		3.8	V
Unity Gain Bandwidth	f _B			1.7		MHz
Phase Margin	φ _B			49		0
Multiplier Section						
Mult. Input Voltage Range	V _{M1}		0		2	V
M2 Input Voltage Range	V _{M2}		V _{REF}		V _{REF} + 1	V
Mult. Input Bias Current (M1)	I _{MB}		ALI	-0.24	(Mar	μA
Multiplier Gain (Note 5 & 6)	K	$V_{M1} = 1V, \Delta V_{EA0} = 2.7V \text{ to } 3.3V$	0.55	0.68	0.8	V/V ²
		$\Delta V_{M1} = 0.5V \text{ to } 1.5V, V_{EAO} = V_{REF} + 1V$	0.55	0.61	0.75	V/V ²
Multiplier Gain Temperature Stability	ΔK_{T}			-0.2		%/°C
Maximum Multiplier Output Voltage	V	$V_{M1} = 2V, V_{PN1} = 0V$	1.1	1.24	1.45	V

(Electrical Characteristics continue next page.)

MICROELECTRONICS

Second-Generation Power Factor Controller

PRODUCTION DATA SHEET

Deverseter	Cumb al	Toot Conditions	LX	15621/15	631	31 Units
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Current Sense Comparator Sec	tion		•			
Input Bias Current	I _{CSB}	$0V \le V_{cs} \le 1.7V$	-1	-0.3	1	μA
Current Sense Delay to Output	t _d	$E.A{OUT} = 3.7V, V_{CS} = 0 \text{ to } 1.2V, V_{M1} = 1V$		280	500	ns
C.S. Blanking Time	t _{BLK}	S.	0.4	0.9	1.2	μs
C.S. Input Offset Voltage	V	V _{EA0} = 2.2V, V _{M1} = 0V, I _{DETC} = 0V	-20	3	20	m۷
Detect Section						
Input Voltage Threshold - High	V _H		1.6	1.72	1.9	V
Hysteresis	H _D		180	240	300	mV
Input LO Clamp Voltage	V _{DL}	I _{DET} = 100μA	0.4	0.62	0.85	V
Input HI Clamp Voltage	V _{DZ}	I _{DET} = 3mA	7.0	7.8	8.6	V
Input Current	I _{DB}	$1V \le V_{DET} \le 6V$	-1	-0.2	1	μA
Input HI/LO Clamp Diode Current	I _{DMX}	V _{DET} < 0.9V, V _{DET} > 6V			±3	mA
Restart Timer Section						
Restart Time	t _{RST}			300		µsec
Output Driver Section						
Output High Voltage	V _{PRH}	$I_{L} = -10 \text{mA}, V_{N} = 12 \text{V}$	8.5	9		V
Output Low Voltage	V _{PRL}	$I_{L} = 10 \text{mA}, V_{N} = 12 \text{V}$		0.8	1	V
Output Rise Time	t _R	C _L = 1000pF		130	200	ns
Output Fall Time	t _f	C _L = 1000pF		50	120	ns
Maximum Output Voltage	V	V _N = 20V	13	13.8	15	V

Notes: 5. Because the reference is not brought out externally, these specifications are tested at probe only, and cannot be tested on the packaged part. They are guaranteed by design, and shown for illustrative purposes only.

 $\frac{\Delta V_{\text{C.S.}}}{(\Delta V_{\text{M1}}) ~\text{x}~(V_{\text{EA0}} \text{ - } V_{\text{REF}})} ~\approx~ \frac{\Delta V_{\text{C.S.}}}{(V_{\text{M1}})~(\Delta V_{\text{EA0}})}$ 6. K =

7. This parameter, although guaranteed, is not tested in production.

8. Initial accuracy includes input offset voltage of error amplifier.



Second-Generation Power Factor Controller

PRODUCTION DATA SHEET

BLOCK DIAGRAM / PIN DESCRIPTIONS ٠ * EMI Filter ±C1 AC 0 •} }L1 Input O-Internal 2.5V ÷ V_{REF} Bias REF 5.2V (1562) V - 8 2.1V (1563) <V_{ref} {L1 D1 • 6.8V To All Internal Circuitry 13.1V (1562) E.A. INV. MULT M1 9.8V (1563) -1-IN --3 1.24V ţ Ť 2 E.A. OUT UVLO Ć.S. < V_{IN} <1.8V Ŧ LATCH i∙__ R [*** ┥ᢂ᠋ Ŧ Ι_{DET} 300Ω {L1 **泫** ŝ C.S. -4--C.S. 🗲 VTIMER C 1.72V ÷ Delay

FUNCTIONAL DESCRIPTION

	Pin	#	Description
		#	
	V _{IN}	8	Input supply voltage.
0	GND	6	Input supply voltage return. Must always be the lowest potential of all the pins.
	INV	1	Inverting input of the Error Amplifier. The output of the Boost converter should be resistively divided to 2.5V and connected to this pin.
E.A	A. OUT	2	The output of the Error Amplifier. A feedback compensation network is placed between this pin and the INV pin.
ML	JLT IN	3	Input to the multiplier stage. The full-wave rectified AC is divided to less than 2V and is connected to this pin.
(C.S.	4	Input to the PWM comparator. Current is sensed in the Boost stage MOSFET by a resistor in the source lead, and is fed to this pin. An internal blanking circuit eliminates the RC low pass filter that otherwise is required to eliminate leading edge spike.
	I _{det}	5	A current driven logic input with internal clamp. A second winding on the Boost inductor senses the flyback voltage associated with the zero crossing of the inductor current and feeds it to the I_{DET} pin through a limiting resistor. Low on this pin causes V_0 (pin 7) to go high.
(TUC	7	PWM output pin. A totem-pole output stage specially designed for direct driving the MOSFET.

MICROELEC

Second-Generation Power Factor Controller

PRODUCTION DATA SHEET

GRAPH / CURVE INDEX

Characteristic Curves

FIGURE

- 1. E.A. OUTPUT VOLTAGE vs. C.S. THRESHOLD
- 2. MULTIPLIER INPUT VOLTAGE vs. C.S. THRESHOLD
- 3. MULTIPLIER GAIN (V_{M1}=1V, V_{EA0}=3.5V) vs. TEMPERATURE
- 4. REFERENCE VOLTAGE (Including Offset) vs. TEMPERATURE
- 5. E.A. INPUT BIAS CURRENT vs. TEMPERATURE
- 6. E.A. SINK CURRENT @2V vs. TEMPERATURE
- 7. START-UP SUPPLY CURRENT vs. TEMPERATURE (LX1563)
- 8. START-UP SUPPLY CURRENT vs. TEMPERATURE (LX1562)
- 9. START-UP THRESHOLD vs. TEMPERATURE (LX1562)
- 10. START-UP THRESHOLD vs. TEMPERATURE (LX1563)
- 11. UV LOCKOUT HYSTERESIS vs. TEMPERATURE (LX1562)
- **12.** UV LOCKOUT HYSTERESIS vs. TEMPERATURE (LX1563)
- 13. I DET THRESHOLD HIGH VS. TEMPERATURE
- 14. I DET INPUT HYSTERESIS VS. TEMPERATURE
- 15. RUN-AWAY COMPARATOR THRESHOLD vs. TEMPERATURE
- 16. C.S. DELAY TO OUTPUT vs. TEMPERATURE
- 17. C.S. BLANKING TIME vs. TEMPERATURE
- 18. RESTART TIME vs. TEMPERATURE
- 19. FALL TIME vs. TEMPERATURE
- 20. RISE TIME vs. TEMPERATURE
- 21. SUPPLY CURRENT vs. SUPPLY VOLTAGE (LX1562)
- 22. SUPPLY CURRENT vs. SUPPLY VOLTAGE (LX1563)
- 22a. MAXIMUM MULTIPLIER OUTPUT VOLTAGE vs. TEMPERATURE

FIGURE INDEX

IC Description

- FIGURE # 23. INDUCT CURRENT
- 24. TYPICAL APPLICATION OF START-UP CIRCUITRY
- 25. START-UP CAPACITOR VOLTAGE
- 26. VOLTAGE REFERENCE vs. TEMPERATURE
- 27. THE AMPLIFIER CONFIGURED AS AN INTEGRATOR FOR LOOP COMPENSATION
- 28. MULTIPLIER SECTION
- 29. CURRENT SENSE SECTION
- 30. START-UP TIMER

Application Information

FIGURE

- 31. TYPICAL APPLICATION OF THE LX1562 IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL
- **32.** NORMALIZED OPERATING FREQUENCY vs. OFF-TIME DUTY CYCLE
- 33. INDUCT CURRENT
- 34. LOAD TRANSIENT RESPONSE CIRCUIT
- 35. FLYBACK VOLTAGE ACROSS I DET WINDING

Typical Applications


FIGURE

- **36.** TYPICAL APPLICATION OF THE LX1562 IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL **120V**
- **37.** TYPICAL APPLICATION OF THE LX1562 IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL - **220V**
- **38.** TYPICAL APPLICATION OF THE LX1562 IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL **277V**



SECOND-GENERATION POWER FACTOR CONTROLLER


PRODUCTION DATA SHEET



Copyright © 1996 Rev. 1.3a 8/30


7

Second-Generation Power Factor Controller






SECOND-GENERATION POWER FACTOR CONTROLLER




Second-Generation Power Factor Controller






SECOND-GENERATION POWER FACTOR CONTROLLER



SECOND-GENERATION POWER FACTOR CONTROLLER





Second-Generation Power Factor Controller


PRODUCTION DATA SHEET

FUNCTIONAL DESCRIPTION

IC DESCRIPTION

The operation of the IC is best described by referring to the block-diagram. The output of the multiplier stage generates a voltage proportional to the product of the rectified AC line and the output of the error amplifier. This voltage serves as the reference for the inductor peak current that is sensed by the resistor in series with the external power MOSFET. When the sense voltage exceeds this threshold, C.S. comparator trips and resets the latch as well as turning the power MOSFET off.

The energy stored during switch on-time is now transferred and stored in the output capacitor, causing the inductor current



to ramp down. When current reaches zero level (inductor runs out of energy), boost diode (D1) stops conducting and the residual inductor energy and the drain to source capacitance of the power MOSFET create an LC tank circuit which causes drain voltage to resonate at this frequency. The resonating voltage is detected by the secondary winding (Idet winding) of the inductor. When this voltage swings negative "I detect" pin senses it and activates the blanking circuit, sets the latch, and turns power MOSFET on, repeating the cycle. This operation continues for the entire cycle of the AC rectified input resulting in an inductor current as shown in Figure 23. The high frequency content of this current is then filtered by the input capacitor (C1) resulting in a sine wave input current in phase with the AC line voltage.

Output voltage regulation is accomplished when the error amplifier compares this voltage to an internal 2.5V reference and generates an error voltage. This voltage then controls the amplitude of the multiplier output adjusting the peak inductor current proportional to the load and line variations, maintaining a well regulated voltage.

UNDERVOLTAGE LOCK OUT

The LX1562/63 undervoltage lock-out is designed to maintain an ultra low quiescent current of less than 300μ A, while guaranteeing the IC is fully functional before the output stage is activated. Comparing this to the SG3561A device, a 40% reduction in start-up current is achieved, resulting in 40% less power dissipation in the start-up resistor. This is especially important in electronic ballast applications that are designed to operate in harsh environments, with convection cooling as the only means of heat dissipation.

Figure 24 shows an efficient supply voltage using the ultra low start-up current of the LX1562 in conjunction with a bootstrap winding off of the power transformer. Circuit operation is as follows:

The start-up capacitor (C1) is charged by current through resistor (R1) minus the start-up current drawn by the IC. This resistor is typically chosen to provide 2X the maximum start-up current at low line to guarantee start-up under the worst case condition. Once the capacitor voltage reaches the start-up threshold, the IC turns on, starting the switching cycle. The operation of the IC demands an increase in operating current which results in discharging the capacitor. During the discharge cycle, the flyback voltage of the auxiliary winding is rectified and filtered via rectifier (D1) and charges the capacitor above the minimum operating voltage of the device and takes over as the supply voltage. The start-up capacitor and auxiliary winding must be selected such that it satisfies worst case IC conditions. Figure 25 shows start-up time and voltage of capacitor C1. Table 1 shows the start-up voltage and hysteresis for LX1562 and LX1563. The LX1562 is used for stand alone pre-regulator applications while LX1563 is ideal for applications where supply voltage is derived elsewhere and requires less than 14V start-up.






	TABLE 1	
Part #	Start-Up Voltage	Hysteresis Voltage
LX1562	13.1V	5.2V
LX1563	9.8V	2.1V

Second-Generation Power Factor Controller

PRODUCTION DATA SHEET

VOLTAGE REFERENCE (continued)

FIGURE 25 — START-UP CAPACITOR VOLTAGE

VOLTAGE REFERENCE

The voltage reference is a low drift bandgap design which provides a stable +2.5V output with maximum of $\pm 1.5\%$ initial accuracy. This voltage is internally tied to the non-inverting input of the amplifier and is not available for external connection. The initial accuracy of the reference includes error amplifier input offset voltage. Figure 26 shows typical variation of the reference voltage vs. temperature.




FIGURE 26 — REFERENCE VOLTAGE (Including Offset) vs. TEMPERATURE

IC DESCRIPTION

ERROR AMPLIFIER



The error amplifier is an internally compensated op-amp with access to the inverting input and the output pin. The noninverting input is internally connected to the voltage reference and is not available for external connection. The amplifier is designed for an open loop gain of 80dB, along with a typical bandwidth of 1.7MHz and 49 degrees of phase margin. The boost output voltage of the power factor pre-regulator is divided down and monitored by the inverting input. Input bias current (0.5µA max) can cause an output voltage error that is equal to the product of the input bias current and the value of the upper divider resistor. The amplifier's output is available for external loop compensation. Typically, the loop bandwidth is set below 10Hz in order to reject the low frequency ripple associated with 2X the line frequency. For example, if the error amplifier is configured as an integrator with 1.2Hz bandwidth, it will have 40dB ripple rejection at 120Hz frequency. This means that if the output of the error amp is allowed to have 100mV of ripple, the boost converter must be limited to less than 10V of ripple on its output.

To prevent boost output run away condition that may occur during removal of the output load, a separate comparator monitors the E.A. output voltage and compares it to an internal 1.8V reference. When load is removed, E.A. output swings lower than 1.8V, trips the comparator and turns output driver off till the inverting input voltage drops below 2.5V. At this point, the E.A. output swings positive, turns the output driver back on and repeats the cycle until the load is returned to normal condition.

To reduce output overshoot during line and load transients, the E.A. output is clamped to two diode drops above the reference voltage. This prohibits the amplifier from being saturated, allowing it to recover faster thus minimizing the boost voltage overshoot.




FIGURE 27 — THE AMPLIFIER CONFIGURED AS AN INTEGRATOR FOR LOOP COMPENSATION



Second-Generation Power Factor Controller

PRODUCTION DATA SHEET

IC DESCRIPTION


MULTIPLIER

The LX1562/63 features a one quadrant multiplier stage having two inputs. One (V_{M2}) is internally driven by a DC voltage which is the difference of E.A. output and V_{REF} . The other (V_{M1}), is connected to an external resistor divider monitoring the rectified AC line. The output of the multiplier which is a function of both inputs, controls inductor peak current during each cycle of operation. This allows the inductor peak current to follow the AC line thus forcing the average input current to be sinusoidal.

The multiplier is in the linear region if the V_{M1} input is limited to less than 2V and the E.A. output is kept below 3.5V under all line and load conditions. The output is internally clamped to 1.24V typically to limit the MOSFET peak current during turn on or under excessive load conditions. The equation below describes the relationship between multiplier output voltage and the its inputs.

$$V_{M0} = K * V_{M1} * (V_{FA0} - V_{RFF})$$

where: K = Multiplier gain (typ. 0.65) V_{M1} = Voltage at pin3 (0 to 2V) V_{EA0} = Error amp output voltage (2.5 to 3.5V) V_{M0} = Multiplier output voltage



CURRENT SENSE COMPARATOR

Current sense comparator is configured as a PNP input differential stage with one input internally tied to the multiplier output and the other available for current sensing. Current is converted to voltage using an external sense resistor in series with the external power MOSFET. When sense voltage exceeds the threshold set by the multiplier output, the current sense comparator terminates the gate drive to the MOSFET and resets the PWM latch. The latch insures that the output remains in a low state after the switch current falls back to zero. The LX1562/63 features a leading edge blanking circuit that eliminates the need S

for an external RC filter otherwise required for proper operation of the circuit. This function is described in detail under "current detect logic" section.

The current sense comparator voltage is limited by an internal 1.24V (typ.) voltage clamp of the multiplier output. Therefore maximum switch current is typically given by:

$$I_{PK (MAX)} = 1.24 V / R_{s}$$

Maximum switch peak current happens at full load and minimum line conditions.




FIGURE 29 — CURRENT SENSE SECTION

CURRENT DETECT LOGIC

The function of "current detect logic" is to sense the operating state of the boost inductor and to enable the output driver accordingly. To achieve this, the downward slope of the inductor current is indirectly detected by monitoring the voltage across a separate winding and connecting it to the detector input "I_{DET}" pin. Once the inductor current reaches ground level, the voltage across the winding reverses polarity and changes the "I_{DET}" input and the comparator output to the low state (See Figure 30). When comparator changes state, it sets the latch and turns on the output driver for a period of 1µs (typ.) regardless of any changes in the latch output (\overline{Q}) within this period. This ensures that if the C.S. comparator changes state due to any turn-on spike, the driver output remains on and does not turn off prematurely.

However if the spike lasts longer than 1μ s, the output driver turns off and the MOSFET stops conducting. This type of digital current sense blanking which is not amplitude dependent has higher noise immunity than the commonly used external RC filtering, allowing for more flexibility in board layout.

Since inductor voltage swings both positive and negative, internal voltage clamping is provided to protect the IC. The

Second-Generation Power Factor Controller

PRODUCTION DATA SHEET

IC DESCRIPTION

CURRENT DETECT LOGIC (continued)

upper 7.8V clamp prevents input overvoltage breakdown during switch off time, while during the on time the lower 0.7V clamp prevents substrate injection. An internal current limit resistor protects the lower clamp transistor in case the " I_{DET} " pin is accidently shorted to ground.

START-UP TIMER


A start-up timer circuit eliminates the need for an external oscillator when used in stand alone applications. The timer, as shown in Figure 30, provides a means to automatically start the pre converter if the latch output \overline{Q} comes up in a wrong (HI) state. The timer capacitor ramps up and resets the latch to a low state, turning the output driver on.

OUTPUT DRIVER STAGE



The LX1562/63 output driver is designed for direct driving of an external power MOSFET. It is a totem pole stage with \pm 500mA peak current capability. This typically results in a 130ns rise and fall times into a 1000pF capacitive load. Additionally the output is held low during the undervoltage condition to ensure that the MOSFET remains in the off state until supply voltage reaches the start-up threshold.

Internal voltage clamping ensures that output driver is always lower than 13.8V (typ.) when supply voltage variation exceeds more than rated $V_{\rm GS}$ threshold (typ 20V) of the external MOSFET. This eliminates an external zener diode and extra power dissipation associated with it that otherwise is required for reliable circuit operation.





Second-Generation Power Factor Controller

PRODUCTION DATA SHEET

APPLICATION INFORMATION

TYPICAL APPLICATION


The application circuit shown in Figure 31 uses the LX1562 as the controller to implement a boost type power factor regulator. The I.C. controls the regulator, such that the inductor current is always operating in a discontinuous conduction mode with no current gaps. This mode of operation has several advantages over the fixed frequency discontinuous conduction mode: 1) The switching frequency adjusts itself to the AC line envelope, causing a sinusoidal current draw, 2) Since there is no current gap between the switching cycles, the inductor voltage does not oscillate, causing less radiated noise, 3) The lower peak inductor current causes less power dissipation in the power MOSFET.

A set of formulas have been derived specifically for this mode, and are used throughout the design procedure. An example with the following specifications for the boost converter is given as:

Input Voltage Range Output Power Efficiency Power Factor Total Harmonic Distortion

- 100 to 130V RMS
- 80W
 - 95% at full load
 - > 0.99 at full load
 - < 10% at full load

followed by a step by step design procedure which walks through component selection.



OUTPUT VOLTAGE REQUIREMENT

Since the converter is a boost type topology, it requires the output voltage to always be higher than the input voltage. It is recommended to select this voltage at least 15% higher than the maximum input voltage in order to: A) Avoid the inductor saturation during line transience, and B) To keep the operating frequency above the audible range at high line.

Figure 32 (next page) shows that when boost voltage is selected near the maximum AC line, the increase in off-time could reduce the operating frequency below the audible frequency and cause inductor humming. In fact, Figure 32 (next page) shows that for $\pm 13\%$ (100V to 130V) change in the line voltage the optimum range of the operating frequency is when off-time duty cycle (D') is between 0.57 and 0.75. This means that the boost voltage needs to be 245V when selecting D' = 0.75 at maximum AC line.

In this example, D' is chosen to be 0.8, to slightly reduce the voltage rating of the back end DC to AC fluorescent lamp inverter. This sets the boost voltage at:


$$V_{\rm O} = \frac{130 * \sqrt{2}}{0.8} = 230 V$$



Second-Generation Power Factor Controller


PRODUCTION DATA SHEET

APPLICATION INFORMATION



INDUCTOR PEAK CURRENT

It can be shown by referring to Figure 33 that the inductor peak current is always twice the average input current.



Maximum peak input current can be calculated using:

$$\begin{split} I_{p} &= \frac{2P_{o}}{\eta V_{p}} \\ \text{where: } \eta &= \text{Converter efficiency} \\ V_{p} &= \text{Peak AC input voltage} \\ \text{assuming: } \eta &= 95\%, P_{o} = 80W, V_{Pmin} = 100\sqrt{2} = 141 \\ I_{p} &= \frac{2 \times 80}{(.95)(141)} = 1.2A \\ I_{dP/min AC} &= 2 * 1.2 = 2.4A \end{split}$$

INDUCTOR DESIGN

The inductor value is calculated assuming a 50KHz operating frequency at the nominal AC voltage using the following equation:


 $L_{1} = \frac{\eta \frac{V_{o} - V_{p}}{V_{o}} T V_{p}^{2}}{4 P_{o}} \quad \text{where: } \eta \equiv \text{Efficiency} \\ V_{o} \equiv \text{Output DC voltage} \\ V_{p} \equiv \text{Peak AC input voltage} \\ T \equiv \text{Switching period} \\ P_{o} \equiv \text{Output Power} \\ .95 \left(\frac{230 - 120\sqrt{2}}{220}\right) 20 * 10^{-6} * (120\sqrt{2})^{2}$

$$L_{1} = \frac{.95 (-230) 20 * 10^{-6} * (120\sqrt{2})^{2}}{4 * 80} = 448 \mu H$$

choose $T = 20\mu sec (50kHz)$

Figure 32 shows that at nominal AC line (D' = 0.74) the normalized frequency is 0.142 and dropping to 0.13 at maximum line condition. This translates to a 10% drop in operating frequency which is still well above the audible range.

Once the inductance is known, we can either use the area product method (AP) or the K_g (based on copper losses method), for selecting proper core size. In this example, we apply the K_g approach using the following steps:



$$K_{g} = \frac{\Omega}{P_{CU}} \left(\frac{L_{1}L_{P}^{2}}{B}\right)^{2}$$
where: $L_{1} \equiv \text{Required inductance}$
 $\Omega \equiv 1.724 * 10^{-8} \text{ m}$
 $B \equiv \text{Maximum flux density}$
 $I_{LP} \equiv \text{Maximum peak inductor current}$
 $P_{CU} \equiv \text{Maximum copper dissipation}$
Assume: $P_{CU} = 1.6W$ (2% of total output)
 $1.724 * 10^{-8} \left[450 * 10^{-6} * (2.4)^{2} \right]^{2}$

$$K_{g} = \frac{1.724 * 10^{-8}}{1.6} \left[\frac{450 * 10^{-6} * (2.4)^{2}}{0.15} \right]^{2} = 3.21 * 10^{-12} \text{ m}^{5}$$



SECOND-GENERATION POWER FACTOR CONTROLLER

PRODUCTION DATA SHEET

APPLICATION INFORMATION

For

 \mathbb{R}^2

INDUCTOR DESIGN (continued)

Step 2: Choose a core with higher
$$K_g$$
 than the one calculated in
Step 1.
 $K_g/core = k \frac{A_W A_E^2}{l_W}$
where: $k \equiv$ Winding coefficient (typ. k=0.4)
 $A_W \equiv$ Bobbin window area
 $A_E^{} \equiv$ Effective core area
 $l_W^{} \equiv$ Mean length per turn
 K_g factor for TDK PQ2625:
 $A_W = 47.7 \text{mm}^2$
 $A_E^{} = 118 \text{mm}^2$
 $l_W^{} = 56.2 \text{mm}$
 $K_g = 0.4 \frac{(47.7) (118)^2}{56.2} \text{ (mm)}^5 = 4.7 \times 10^{-12} \text{ m}^5$

Step 3: Determine number of turns.

$$N = \frac{L I_{LP}}{B A_{E}}$$

$$N = \frac{450 * 10^{-6} * 2.4}{0.15 * 118 * 10^{-6}} = 61 \text{ turns}$$

$$A_{WIRE} = k \frac{A_{W}}{N} = 0.4 \frac{47.7}{61} = 0.31 \text{ mm}^{2}$$

choose #22 AWG with $r = 0.0165\Omega$ /feet resistance

$$R_{W} = N * l_{W} * r$$
$$R_{W} = 0.185\Omega$$

Step 4: Calculate air gap.

$$l_{g} = \frac{\mu_{o} N^{2} A_{E}}{L}$$

$$l_{q} = \frac{4\pi * 10^{-7} * (61)^{2} * 118 * 10^{-6}}{450 * 10^{-6}} = 0.122 \text{ cm} = 48 \text{ mil}$$

CURRENT SENSE RESISTOR

Current sense resistor, R6 is selected using the minimum multiplier output clamp voltage and the maximum inductor peak current such that:

$$R6 = \frac{V_{\text{CLAMP(MIN)}}}{I_{\text{L (MAX)}}} = \frac{1.1}{2.4} = 0.45 \Omega$$

Power dissipation is approximated by:

$$P_{R} \approx \frac{1}{6} I_{2 \text{ (MAX)}^{2}} (1 - D'_{\text{MIN}}), \text{ where } D'_{\text{MIN}} = 1 - \frac{\sqrt{2} V_{\text{AC(MIN)}}}{V_{\text{BOOST}}}$$
$$P_{R} \approx \frac{1}{6} (2.4)^{2} (1 - 0.61) = 0.374$$

Select THREE 1.3Ω, ¼W carbon comp resistors in parallel.

MULTIPLIER COMPONENT SELECTION

Calculate R1 & R2 resistor values such that under low line AC input the multiplier output is lower than the minimum clamp voltage.

$$\begin{array}{l} \displaystyle \frac{R2}{R1 + R2} * \sqrt{2} \; V_{\text{AC (MIN)}} * \; K * \; (V_{\text{EA0 (MAX)}} - V_{\text{REF}}) < V_{\text{CLAMP (MIN)}} \\ & \text{where:} \; K \quad \equiv \; \text{Mult. Gain} \\ \displaystyle V_{\text{EA})(\text{MAX)}} \quad \equiv \; \text{Maximum error amp output where} \\ & \text{multiplier is still in linear range.} \\ & \text{This voltage is} \approx \; 3.5 \text{V.} \\ & \text{K} = \; 0.65 \; \& \; V_{\text{CLAMP (MIN)}} = \; 1.1 \text{V, the ratio of } \; R1/R2 \; \text{is:} \end{array}$$

R1

Assuming R1 is selected to be:

R1 = 2.2M (1%) R2 = $\frac{2.2M}{83}$ = 26.4k (1%) select R₂ = 26.7k (1%)

* For high input applications such as 277V, R1 must be divided into two resistors in series to meet the maximum rated voltage of the resistors.

To improve THD further (typ. 2-3%), a high value resistor can be connected from the supply voltage to this pin to allow an increase in the switch on-time at the zero crossing by adding an effective offset at the multiplier output.

ERROR AMPLIFIER COMPONENT SELECTION

Boost voltage is programmed with R7 & R8 resistor dividers using the following equation:

$$\frac{R7}{R8} = \frac{V_{BOOST}}{V_{RFE}} -1,$$

assuming that the product of R7 and the E.A. input bias current does not cause significant error in the output voltage setting.

Assuming $\mathbf{R7} = \mathbf{1M\Omega}$ (for output voltage of higher than 250V, two resistors may be added in series to meet the voltage requirement of the resistor.)

$$\Delta V_{\text{ERROR}}$$
 (10⁶) (0.5 * 10⁻⁶) = 0.5V, which is < 0.25% of the output voltage.

Calculating R8:

$$R8 = \frac{R7}{\frac{V_{BOOST}}{V_{arr}} - 1} = 11k \quad (1\%)$$

Worst case output tolerance is the total of $\pm 3.75\%$ which is the sum of $\pm 1.5\%$ (Ref), $\pm 2\%$ (resistor dividers), and $\pm 0.25\%$ (E.A. input bias current).

Second-Generation Power Factor Controller

PRODUCTION DATA SHEET

APPLICATION INFORMATION

ERROR AMPLIFIER COMPONENT SELECTION (continued)


Capacitor C5 is primarily selected to reject the output ripple associated with twice the line frequency. For a 40dB ripple rejection:

C5
$$\geq \frac{100}{2\pi f_{l} R7}$$
 where $f_{l} = 2x$ line frequency
C5 $\geq \frac{100}{2\pi * 120 * 2.2 * 10^{6}} = 0.062 \mu F$, Select C5 = 0.1 μF

Resistor R9 can be used to improve load transient response at the cost of loosing 1 or 2% of load regulation. The value of this resistor should be much greater than R8:


R9 = 620k

One way of achieving desired load transient response without resorting to a complex mathematical model of the converter, is to dynamically switch the output load and empirically find the compensation network. The value of resistor R9 is selected using the method shown in Figure 34.



I_{DETECT} COMPONENT SELECTION

Figure 35 shows voltage envelope generated by flyback voltage across I_{DET} winding:



SUPPLY VOLTAGE

Resistor R3 must be selected such that it ensures converter startup at low line and is rated for high line power dissipation.

$$R3 < \frac{\sqrt{2} V_{AC (MIN)}}{I_{ST (MAX)}} \text{ where: } I_{ST} \equiv Maximum start-up current} V_{ST} \equiv Start-up voltage T_{ST(MAX)}^{ST} \equiv Maximum start-up time at AC power-on time at AC powe$$

R3 > 68k, select R3 = 120k.

Start-up time of converter is given by:

$$\Gamma_{\text{ST (MAX)}} \approx C2 \frac{V_{\text{ST}}}{\frac{\sqrt{2} V_{\text{AC (MIN)}}}{R3} - I_{\text{ST}}}$$

for our application this will be $25 \text{ms}/\mu\text{F}$.

The start-up capacitor is selected such that capacitor discharge time is always longer than the time it takes for the bootstrap voltage to reach above the minimum start-up threshold of the IC.

$$\begin{array}{rcl} C3 &< \displaystyle \frac{I_{OP} * \Delta t}{\Delta V_{MIN}} & \text{where: } I_{OP} &\equiv \text{Maximum dynamic} \\ & \text{supply current of the IC} \\ \Delta t &\equiv \text{Rise time of the} \\ & \text{bootstrap voltage} \\ \Delta V_{MIN} &\equiv \text{Minimum hysteresis} \\ & \text{voltage (4V for 1562, \\ 1.7V for 1563)} \\ C3 &< \displaystyle \frac{10 * 10^{-3} * 10 * 10^{-3}}{4} &= 29 \mu F \end{array}$$

Select C3 =
$$33\mu$$
F.

Start-up time is approximately 0.8 seconds.

The auxiliary winding turns are selected such that it provides 15V of operating voltage.

$$N_{s} \approx N_{p}^{*} \cdot \frac{V_{s}}{V_{o}} = 61^{*} \cdot \frac{V_{s}}{V_{o}} = 4T$$

However, in this example I_{DETECT} winding is used to power the IC which eliminates the need for a third winding. This is possible since the internal clamping of the output drive limits the gate drive voltage to 14V (typ.) if the supply voltage exceeds this limit.



Second-Generation Power Factor Controller

PRODUCTION DATA SHEET

APPLICATION INFORMATION

POWER MOSFET SELECTION

The voltage rating of MOSFET and rectifier must be higher than the maximum value of the output voltage.

$$V_{\rm DS} \ge 1.2 V_{\rm O MAX}$$
 $V_{\rm DS} \ge 282 V_{\rm O}$

The RMS current can be approximated by multiplying the RMS current at the peak of the line by 0.7.

$$I_{PMS} = 0.7 I_{1P} \sqrt{D/3}$$
 $D \equiv On-time duty cycle$

$$D = 0.39$$
 at $V_{AC} = 100^{V}$
L = 2.4A

$$I_{\text{RMS}} = (0.7)(2.4)(\sqrt{.39/3}) = 0.61A$$

 P_{DC}

$$R_{DS} \le \frac{1}{I_{RMS}^2}$$

 $P_{DC} \equiv allowable power dissipation.$

 $R_{\rm DS} \le \frac{1}{0.61} = 1.6\Omega$

IRF730 with R_{DS} = 1\Omega and V_{DS} = 400V meets the above requirements.

INPUT RECTIFIER AND CAPACITOR SELECTION

The current through each diode is a half-wave rectified sine wave. The maximum current happens at minimum line with a peak value of 1.2A.

$$I_{AVE} = \frac{I_{PEAK}}{\pi} = \frac{1.2}{\pi} = 0.38A$$

choose 1N4004 with 1A rating.

$$P_{DISS} = (I_{AVE}) (V_F) = 0.38 \times 0.9 = 0.344$$


$$T_{J} = T_{A} + P_{D} \mathbf{x} \theta_{JA}$$

assuming $\theta_{IA} = 65^{\circ}$ C/W for 1/8" lead length.

 I_{RMS} /triangle = $I_{IP} \sqrt{D/3}$

$$\Gamma_{\rm I} = 80 + (.344)(65) = 102^{\circ}$$

Assuming φ is the percentage of allowable input current ripple, C1 can be calculated using the following equations:



OUTPUT CAPACITOR SELECTION

There are mainly two criteria for selecting the output capacitor: A large enough capacitance to maintain a low ripple voltage, and a low ESR value in order to prevent high power dissipation due to RMS currents.

The output capacitance can be approximated from the following equation:

$$C6 \ge \frac{I_{DC}}{2\pi f_{LINE} \Delta V} \qquad \text{where: } I_{DC} \equiv DC \text{ output current} \\ DV \equiv Output \text{ ripple} \\ I_{DC} = \frac{80}{230} = 0.348A$$

assuming 5% peak to peak ripple,


$$C6 \ge \frac{0.348}{2\pi \ (60) \ (11.5)} = 81\mu F$$

choose $C6 = 100\mu F$.



Second-Generation Power Factor Controller

PRODUCTION DATA SHEET




A complete evaluation board is available from Linfinity Microelectronics Inc.



 $4.7M\Omega$

SECOND-GENERATION POWER FACTOR CONTROLLER


PRODUCTION DATA SHEET



A complete evaluation board is available from Linfinity Microelectronics Inc.

Second-Generation Power Factor Controller

PRODUCTION DATA SHEET




IC	LX1562	Linfinity	C1	QXF2J224KRPT	
L1	PQ2625/H7C1 Core	TDK		0.22µF/630V - Plastic Film	Nichicon
Q1	IRF830, 500V, 1.5Ω rds	I.R.	C2	22µF/35V - Electrolytic	
D1-D4	IN4007 1A, 1000V	Motorola	C3	0.1µF/50V - Ceramic	
D5	1N4935 1A	Motorola	C4	0.01µF/50V - Ceramic	
D6	1N4148 (improves Q1 power dissipation)	Motorola	C5	0.22µF/50V - Ceramic	
D7	MR856, 3A, 600🖌	Motorola	C6	UVZ2F470MEH (2X)	Nichicon
R1	2.2MΩ, ±1%			47µF/315V - Electrolytic	
R2	10kΩ, ±1%				
R3	390kΩ, ½W				
R4	22kΩ				
R5	47Ω				
R6	2.2Ω, Carbon type (2X)				
R7	499kΩ, 1% (2X)				
R8	5.23kΩ, 1%				
R9	$620k\Omega$ (improves load transient response)				
R10	2.2MΩ				
1		, , , , , , , , , , , , , , , , , , ,	1 0 1		1

A complete evaluation board is available from Linfinity Microelectronics Inc.



Second-Generation Power Factor Controller

PRODUCTION DATA SHEET



A complete evaluation board is available from Linfinity Microelectronics Inc.