Data Sheet May 2012



General Description

The DS31407DK is an easy-to-use evaluation kit for the DS31407 timing IC. A surface-mounted DS31407 and careful layout provide maximum signal integrity. An onboard low-phase-noise TCXO is provided for device compliance evaluation. Additionally, the board can accept an external oscillator input for testing alternate oscillators and oscillator frequencies. Both DS31407 input clocks are accessible via SMA connectors. All DS31407 output clocks are accessible via a combination of SMA and SMB connectors to allow easy evaluation of the device's CML, LVDS/LVPECL, and CMOS output clock signals. LEDs on the board indicate interrupt, DPLL lock, selected reference fail, and GPIO output status. Additionally, the GPIO, interrupt, and JTAG I/O signals are also accessible via header pins. Finally, an on-board microcontroller and USB interface provide easy configuration and monitoring of the DS31407 via a Windows®-based software application.

Demo Kit Contents

- DS31407DK Board
- Power Supply
- USB Cable
- SMA-to-BNC and SMB-to-BNC Cable Adapters

Ordering Information

PART NUMBER	DESCRIPTION	
DS31407DK	Demo Kit for DS31407	

Features

- Soldered DS31407 for Best Signal Integrity
- SMA and SMB Connectors For Easy Connectivity
- Connectors and Termination for All Input and Output Clock Signals
- On-Board Low Phase Noise 5x7mm TCXO with Footprints for Other TCXO an OCXO Sizes
- External Local Oscillator Testing Support
- LEDs for Interrupt, DPLL Lock, Selected Reference Fail, and GPIO Status
- Banana-Jack 5V and GND Connectors Support Use of Lab Power Supplies
- Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs
- Windows®-Based Application Software Provides Easy GUI-Based Configuration and Monitoring of Most Common Device Features and Register Level Access to Entire Device Register Set
- Software Support for Creating and Running Configuration Scripts Saves Time During Evaluation and System Design

Minimum System Requirements

- PC Running Windows XP or Windows 2000
- Display with 1024x768 Resolution or Higher
- Available USB Port



Table of Contents

1.	OVERVIEW	. 4
2.	BOARD FLOORPLAN AND CONFIGURATION	. 4
2.1	Power Supply Connection	. 5
2.2	USB CONNECTION	. 5
2.3	INPUT CLOCK CONNECTORS	. 5
2.4	OUTPUT CLOCK CONNECTORS	. 5
2.5	ON-BOARD/EXTERNAL MCLKOSC CONFIGURATION	. 6
2.6	GPIO AND INTERRUPT HEADER	. 6
2.7	JTAG HEADER	. 6
3.	DEFAULT HARDWARE CONFIGURATION	. 7
4.	SOFTWARE INSTALLATION	. 8
4.1	SOFTWARE APPLICATION INSTALLATION.	. 8
4.2	USB VIRTUAL COM PORT DEVICE DRIVER INSTALLATION	. 8
4.3	COMMAND LINE OPTIONS	. 8
5.	SOFTWARE APPLICATION OVERVIEW	. 9
5.1	MAIN MENU	. 9
5.2	INPUT CLOCK CONFIGURATION MENU	12
5.3	DPLL CONFIGURATION AND STATUS MENU	13
5.4	OUTPUT CLOCK MENU – OC1	14
5.5	OUTPUT CLOCK MENU – OC4	15
5.6		16
5.7	REGISTER VIEW MENU	17
5.8	CONFIGURATION SCRIPTS AND LOG FILE	10
5	8.2 Configuration Scripts	18
6.	DS31407DK ERRATA	18
7.	REVISION HISTORY	18
0		10
0.		19
9.	SCHEMATICS	20



List of Figures

Figure 1: Main Menu Window	9
Figure 2: Input Clock Configuration Menu	12
Figure 3: DPLL Configuration and Status Menu	13
Figure 4: Output Clock Configuration Menu – OC1	14
Figure 5: Output Clock Configuration Menu – OC4	15
Figure 6: I/O Pin Configuration Menu	16
Figure 7: Register View Menu	17

List of Tables

Table 1: DS31407DK Input Clock Connectors	5
Table 2: Output Clock Connectors	5
Table 3: MCLKOSC Configuration	6
Table 4: Switch SW2 MCLKOSC Frequency Selection	6
Table 5: Default Hardware Configuration	7
Table 6: Example APLL Output Clock Configurations	14
Table 6: Example APLL Output Clock Configurations	14



C 6

0C2NEG

J3

0C1

0C2

осз

0C4

0C5

006

007

MESYN

IMP 7

JMP 9

)JMP11

J24

J28

J32

J36

R53

J43

J50

/JTRST JTMS JTDO JTCLK

GPI04 GPI03 GPI02 GPI02

3.3V GND

IMPR

JMP8

JMP10

R44 R45 C33 C34 C34

SRFAI

J40

LOW

J52

ΗI

JIDI

GND

INTREO

Lock

D 5 7 D58

WITCH2

D56

0

TP I GN

]=

ĎR47

SR49

D55

OSCFREQ2 OSCFREQ1 OSCFREQ0 OSCFREQ0 SRCSW SRCSW SWLTCH1

DS31407

R43 C32

EB1 18

C35

6PI02 6PI03 6P I 04 INTREC

D53

D54

CPOL

D52

٧4

LOCAL MCLKOSC HO

05

SW2

J4 C7

0C2P05

C3POS ⊏ C13

J15 R9 🗆

R10 🗆

.123

J26

J31 R42 🗆

J35

J39

J44

R54 🗆

J51

R52 🗆

R48 🗆

clock outputs

frame sync outputs

R21 🗆

R11 🗆

clock outputs

J10

OC3NEG

C11

J12

OC4NEG

OC4POS .11.0

OC5NEG

OC5POS

OC6NEG

OC6POS

OC7NEG

OC7POS

1. Overview

This document covers revision 02A0 and later of the DS31407DK evaluation board, P/N DS31407DK.

Plug. C4 C5 J1 J2 USB C2 C3 Pwr OC1NEG Supply 0C1P0S D 1 C 9 J5 5V 5V GND uP Q 74 J 6 DS1 J9 <u>C10</u> J7 5۷ J 8 GND ANA 1.8V 1-2: AREG 2-3: DREG C12 C R5 ANA 321 -3 3 2 CML clock outputs, highest AREG 1-2: 2-3: SW1 HARDWARE RESET speed, lowest jitter) ЈМР З JMP 1 JMP2 TP 5 ANA 3.3V . Эмр400 TP 2 5V TP4 DIG 3.3V TP6 OSC 3.3V) JMP5 ≌≌ JMP 3 OF F ON DS31407DK03A0 1 =4-WIRE SPI =3-WIRE SPI J13 LC5POS IC1POS J14 C14 clock inputs IC5NEG J16 J18 J17 IC1NEG C24 R20 R25 C22 R23 CMOS_0C1_0C2_0C3 1-2=BUFFERED R24 2-3=UNBUFFERED J20 IC6POS J21 IC2POS C18 C16 5 C19 C20 R36 C27 R31 C25 R34 R29

R13 R14 R15 R16 R17 R18

U2

GND

JMP12

) R 5 0

OFF DIF KOSC GPI01

τ

JMP14

MCLKOSCI

J49

<u>ُ</u>



J22

J25

J30

J34

138

J42

TP1

frame sync inputs

SYNC2

J46

TP12

clock inputs

IC6NEG

IC7POS

IC7NEG

IC8POS

IC8NEG

SYNC1

J45

J27

C23

IC3POS

IC3NEG

IC4POS

IC4NEG

J 2 9

C31

J33

C39

J37

C45

J41

C48

TP10

IC2NEG

R28 2 R30

R33 82

R38 22 R40

FB3 FB4 C41

C43

Υ5

C26

C28

C30

R41 C29 R39

→ EXTERNAL MCLKOSC LOCAL

IMP13 C42

oscillator,

TCXO or OCXO

MCLKOSCNEG

J48

C44

C46

C47

SYNC3

J47

C40 C37 U3 C38

When the board is oriented as shown above, the DS31407 is in the middle of the board, the input clock connectors are on the left side, and output clock connectors are on the right side. The DS31407's local oscillator is down and to the left of the DS31407. Power and ground banana jacks are top-center. The jack for the wall-plug 5V power supply is to the left of the 5V jack. The board microprocessor and USB interface jack are top-left. Frame sync inputs (2kHz or 8kHz) are bottom-edge left, and 2kHz and 8kHz frame sync outputs are bottom-edge right. See section 8 for board schematics and bill of materials.



2.1 Power Supply Connection

Typically the DS31407DK board is powered via connector J5 using the provided AC-wall-plug 5V power supply. The board can be powered via a 5V lab supply by connecting the supply 5V output to banana jack J7 and the supply ground to banana jack J8. LED DS1 illuminates to indicate that the board is powered.

2.2 USB Connection

The Windows-based DS31407DK software application communicates to the DK board via USB connector J6.

2.3 Input Clock Connectors

Table 1 describes the connectors available for the DS31407's input clocks and input frame sync signals and how each signal is terminated on the board. Each connector is labeled on the board with both the schematic reference designator and the signal name for easy identification.

Input Clock	Connector	Connector Type	Termination
IC1P/N	J13 (P) J18 (N)	SMA	AC-coupled 100 ohm differential
IC2P/N	J21 (P) J27 (N)	SMA	AC-coupled 100 ohm differential
IC3P/N	J29 (P) J33 (N)	SMB	AC-coupled 100 ohm differential
SYNC1	J45	SMB	DC-coupled 50 ohm parallel
SYNC2	J46	SMB	DC-coupled 50 ohm parallel
SYNC3	J47	SMB	DC-coupled 50 ohm parallel

Table 1: DS31407DK Input Clock Connectors

2.4 Output Clock Connectors

Table 2 describes the connectors available for the DS31407's output clocks and output frame sync signals. Each connector is labeled on the board with both the schematic reference designator and the signal name for easy identification.

Table 2: Output Clock Connectors

Output Clock	Connector	Connector Type	Output Format
OC1P/N	J2 (P) J1 (N)	SMA	CML ¹
OC4P/N	J19 (P) J15 (N)	SMB	LVDS/LVPECL ²
OC1	J16	SMB	3.3V CMOS ³
OC4	J28	SMB	3.3V CMOS ³
FSYNC	J51	SMB	3.3V CMOS ³
MFSYNC	J50	SMB	3.3V CMOS ³

Note 1: DS31407 has internal 50Ω resistors to 3.3V

Note 2: The OC4 LVDS/LVPECL outputs connect to the SMB connectors through a 0Ω resistor.



Note 3: All CMOS clock and sync outputs are buffered at the DS31407. The output of the buffer is connected to the SMB connector through a 0Ω resistor and a 50Ω trace. The 0Ω resistor can be replaced with a series termination resistor if needed. For output OC1 the buffer can be bypassed; see the DS31407DK schematics to determine the appropriate jumper settings for this bypass.

2.5 On-Board/External MCLKOSC Configuration

The signal for the DS31407 local oscillator input MCLKOSC can come from the on-board oscillator or an external source. Jumpers J12, J13, and J14 are used to select the MCLKOSC mode. Table 3 summarizes how to configure the board for each mode of operation.

Table 3: MCLKOSC Configuration

Mode	Connector(s)	Jumper Settings
Local	N/A	JMP12 = Not Installed JMP13 = 2-3 JMP14 = Installed
External, Single-Ended	J49 (MCLKOSCPOS)	JMP12 = Installed JMP13 = 1-2 JMP14 = Not Installed
External, Differential	J49 (MCLKOSCPOS) J48 (MCLKOSCNEG)	JMP12 = Not Installed JMP13 = 1-2 JMP14 = Not Installed

DIP switch SW2 is used to control the DS31407 input pins OSCFREQ[2:0], which specify the frequency of the oscillator clock signal on the DS31407 MCLKOSC pin. Table 4 shows the OSCFREQ[2:0] settings and corresponding MCLKOSC frequencies for the DS31407.

Table 4: Switch SW2 MCLKOSC Frequency Selection

SW2.OSCFREQ[2:0]	MCLKOSC Frequency
000	12.8MHz
001	25.6MHz
010	10MHz
011	20MHz
100	19.44MHz
101	38.88MHz
110	10.24MHz*
111	20.48MHz*

* Frequencies 10.24MHz and 20.48MHz are not pin programmable on rev A1 DS31407 ICs. Contact that factory for DS31407 configuration scripts for use with 10.24MHz and 20.48MHz oscillators if needed. Additional note: Some boards have been built and shipped with rev A1 DS31407 ICs and 20.48MHz oscillators for best jitter performance. On these boards DIP switch SW2.SWITCH1 is set to 1 at the factory and must remain set to 1 for proper operation. When DS31407DK software detects SW2.SWITCH1=1 it automatically configures a rev A1 DS31407 for operation with a 20.48MHz oscillator.

2.6 GPIO and Interrupt Header

The DS31407 GPIO bidirectional pins and INTREQ output pin are available on the 10-pin header J52. The header pins are labeled on the board with the corresponding DS31407 signal names for easy identification.

2.7 JTAG Header

The DS31407 JTAG interface is available on the 10-pin header J40. The header pins are labeled with the corresponding JTAG signal names for easy identification.



3. Default Hardware Configuration

Table 5: Default Hardware Configuration

Option	Setting
JMP1	1-2
JMP2	1-2
JMP3	Not Installed
JMP4	Not Installed
JMP5	Not Installed
JMP6	1-2
JMP7	1-2
JMP8	1-2
JMP9	1-2
JMP10	1-2
JMP11	1-2
JMP12	Not Installed
JMP13	2-3
JMP14	Installed
SW2*	0000000

* SW2 may have SWITCH1 set to 1. See the footnote to Table 4 for details.



4. Software Installation

DS31407DK software installation consists of the following two steps:

- 1. Install the DS31407DK software application
- 2. Install the DS31407DK virtual COM port driver (for USB connection to the board)

The following sections describe in detail how to perform each of these steps.

4.1 Software Application Installation

At this time the DS31407DK software is only supported on Windows 2000 and Windows XP operating systems.

The latest version of the DK software can be requested from Microsemi timing products technical support. To install the software, open the installer zip file and run setup.exe.

4.2 USB Virtual COM Port Device Driver Installation

After the GUI application has been installed on the PC, apply power to the DS31407DK board and connect its USB port to a USB port of the PC. Then follow these steps:

- A "Found New Hardware" message will appear in the notification area of the Windows taskbar, and then the "Found New Hardware Wizard" will appear.
- Select **No** when asked if you want to connect to Windows Update to look for the driver.
- Click Next.
- Select Install from a list or specific location.
- Click Next.
- Select Search for the best driver in these locations and check include this location in the search then browse to the folder where the DS31407DK software was installed. The default installation folder can be reach by browsing My Computer → Program Files → Microsemi → DS31407 Demo Kit. (The driver file is: HC9S08JMxx.inf, but Windows only needs to know the name of the folder in which to look for this file.)
- Click Next.
- If a message appears indicate the software has not passed logo testing, click **Continue Anyway**.

That should complete the virtual COM port device driver installation. After following these steps, the DS31407DK software should be ready to communicate with the board.

4.3 Command Line Options

The software has these command line options:

-I <filepath> specifies an alternate log file example: "DS31407DK.exe –I "mylog.mfg"

To add command line options to the DS31407 demo kit shortcut that the installer adds to the desktop, right-click on the shortcut and select **Properties**. In the **Shortcut** tab, at the end of the text in the **Target** textbox, add a space followed by the command line option.



5. Software Application Overview

The DS31407DK software provides an easy and interactive way to evaluate the DS31407 by using hierarchical menus to configure the device and monitor its status. The following sections briefly describe each of the major application menus.

Note: in each menu, when the mouse cursor is placed over a configuration or status field, more information is displayed about that field such as associated DS31407 registers or valid numerical range.

5.1 Main Menu

The main menu window, shown in Figure 1, is displayed when the program is started. This menu provides an overview of the DS31407 configuration and status. Additionally, it provides access to the application submenus that are use to perform detailed device configuration.

Figure 1: Main Menu Window

XX DS31407 DK Software v1.03 November 2, 2010	Pre-release
Device DS31407 Rev 1 Port Demo Mode Frequency Adjust 0.000000	DPLL OC1 Freq (MHz) Enable Clk Select AUTO Auto BW Differential Out 0.0000000
Enable Polling Reset Clear Latched Status Input Clocks	State Select AUTO Sel Ref Fail Acq. BW 18Hz Phase Mon Locked BW 4Hz Phase Alarm Soft Limit Differential Out 0.0000000
# Enable Status Input Freq Lock Freq DPLL1 1 1 19.4400000 19.440 1 1 2 19.4400000 19.440 2 2	State FREE RUN Sel Ref Frame Sync Outputs Enable Phase (deg) 0.000 Priority 1 FSYNC 8K 50% Image: State Freq (ppm) 0.000000000 Priority 3 MESYNC 2K 50% Image: State
MHz MHz Frame Sync Inputs Frame Sync Alarm	
✓ Auto Disable SYNC1 Phase 0 UI Sampling 6.48MHz ✓ Monitor Limit (UI) 3 ✓ SYNC3 Phase 0 UI	Run Config Script Register View Create Config Script I/O Pins View Log File Disable All Outputs User Guide

The major features located on the main menu are:

• **Port** list (upper-left corner)

When the program starts, a scan is performed of the computer's USB-connected virtual ports. Those ports connected to DS314xxDK boards are displayed in the port list.

• Demo Mode checkbox (upper-left corner)

When the program starts it is initially in Demo Mode. In Demo Mode the software is not connected to the DK board. In this mode the software can be used to investigate DS31407 configuration options or to develop a DS31407 configuration script without the need to connect a board.



When the **Demo Mode** checkbox is unchecked, the GUI application establishes communication with the DK board through the port displayed in the **Port** box. In this mode all menu configuration changes are translated into DS31407 register writes which are then written to the DS31407 on the board.

• Enable Polling checkbox (upper-left corner)

When the **Demo Mode** checkbox is unchecked, if the **Enable Polling** checkbox is checked, the status registers in the DS31407 are periodically polled, and the corresponding status fields in the software are automatically updated.

• **Reset** checkbox (upper-left corner)

This checkbox directly controls the MCR1.RST bit in the DS31407. When this box is checked the entire DS31407 is reset to its power-on default state.

• Master Clock Frequency Adjustment

Any known frequency error in the local oscillator can be calibrated out inside the DS31407 by setting the ppm value of the error in the **Frequency Adjust** box.

Input Clocks

This section of the main menu provides an overview of how each input clock is configured and its current status. Additionally, the DPLL priority for each input clock can be set using the corresponding drop-down list. Finally, the input frame sync capabilities of the DS31407 can be configured here. For each input clock a submenu containing detailed configuration and status information is accessed by pressing the corresponding numbered button in the **#** column on the left side.

Just to the right of the input clock numbers, in the **Status** column, are software LEDs that indicate the state of each input as reported by its input monitor. These LEDs are red when the input clock is invalid. When a clock of the correct frequency is applied to an input, the associated LED turns yellow when activity is detected and green when the input clock frequency is found to be within range. If an input is disqualified because the DPLL could not lock to it, the LED turns magenta.

Important note: If the **Status** box for an input clock is not red, green, yellow or magenta then the input clock is disabled. To enable the input clock, check the **Enable** checkbox to the left of the **Status** box.

• DPLL

The key features of the DPLL can be configured in the DPLL section of the main menu, including acquisition bandwidth, locked bandwidth, automatic or manual input clock selection, and automatic or manual DPLL state selection. Also, key status information is reported here including current selected reference (Sel Ref), priority 1, 2 and 3 backup references, DPLL state, frequency, and phase.

The State, Sel Ref Fail, and Phase Mon buttons represent latched status bits in the device. When the button is red, the corresponding latched status bit has been set in the DS31407 since the last time the button was pressed. Pressing the button clears the latched status bit and changes the color of the button back to green. The State button indicates the state of the DPLL has changed. Sel Ref Fail indicates the selected reference has failed. Phase Mon indicates the phase monitor limit has been exceeded. The Revertive checkbox configures the DPLL for revertive or non-revertive switching among input clocks. When Auto BW = 1, the DPLL uses the acquisition bandwidth during pull-in and the locked bandwidth when phase locked. When Auto BW = 0 the DPLL uses the locked bandwidth all the time.

A submenu containing additional configuration and status information is accessed by pressing the **DPLL** button located in the top left corner of the DPLL box.



• Output Clocks (OCx boxes on the right)

The frequency of each of the DS31407's output clocks is displayed in the corresponding output clock section. Additionally, the output enable for each output clock is controlled here. For each output clock, a submenu containing detailed configuration fields is accessed by pressing the corresponding **OCx** button (where x is the output clock number) located in the upper left corner of each OCx box.

As an aid to identifying an invalid output clock configuration, the output clock frequency field turns red when that output clock has been configured to an invalid frequency. A frequency is invalid when it too fast for the output driver: >125MHz for CMOS, >312.5MHz for LVDS/LVPECL, or >750MHz for CML.

• Frame Sync Outputs

The most common features of the DS31407 FSYNC and MFSYNC outputs are configured in this section of the main menu. A submenu providing additional configuration information is accessed by pressing the **Frame Sync Outputs** button located in the top left of the frame sync outputs box.

Configuration Scripts

The **Run Config Script** button launches a submenu that allows execution of a DS31407 configuration script. These scripts can configure the entire IC (full configuration script) or only a portion of the IC (partial configuration script). The **Create Config Script** button launches a submenu from which a full-chip configuration script can be generated.

• Log File

The **View Log File** button launches a text editor containing the DS31407 log file. This log file contains a history of DS31407 register writes performed since the application was launched.

Register View

The **Register View** button launches a submenu that provides register level access to all DS31407 registers.

• I/O Pins

The **I/O Pins** button launches a submenu that can be used to configure the DS31407 GPIO, LOCK, and SRFAIL outputs.

• Disable All Outputs

Pressing the **Disable All Outputs** button disables all DS31407 outputs (all Enable checkboxes in the OCx boxes are cleared).



5.2 Input Clock Configuration Menu

The Input Clock Configuration submenu, shown in Figure 2, is used to perform detailed configuration of an input clock. This configuration includes specifying the clock frequency at the DS31407 input pin, DPLL lock frequency, and input clock monitoring parameters.

Figure 2: Input Clock Configuration Menu

Input Clock Configurat	tion for IC4	
General Invert Input Clock Frame Sync Pin SYNC1 •	 Soft Limit Hard Limit No Activity Lock Alarm 	Leaky Bucket Settings Upper Lower Size Decay (ms) 6 4 8 256 •
Frequency Division a Input Frequency 25.0000000 × Range <100MHz	and Scaling ICN 1 Lock Frequency 1 ICD	Embedded Frame Sync State Disabled Image PWM Length Short Image PWM Cycles 1 Image Edge Next Image
Frequency Monitorin Accept Hard Limit (ppm) Reject Hard Limit (ppm) Hard Limit Mode Soft Limit (ppm) Measured Frequency (ppm)	g and Measurement 9.223 Free 11.970 Free Stratum 3 ▼ 8.045 160.746	eq Monitor Reference Clock MCLK eq Measurement Time (sec) 15.926 Hard Limit Enable Soft Limit Enable Gross Frequency Range Limit Noise Shaping
	Close	



5.3 DPLL Configuration and Status Menu

The DPLL Configuration and Status submenu, shown in Figure 3, is used to perform detailed configuration of the DPLL. This configuration includes specifying the DPLL holdover mode, lock criteria, phase detector, and phase buildout functionality.



🗰 DPLL Configuration and Status for DPLL1			
Holdover	Lock Criteria		
Fast ReadySlow ReadyHoldover ModeInstantMini HoldoverInstantManual H0 Freq0.00000000000Read AverageInstantFrequency (ppm)0.00000000000	 Fine Phase Limit (deg)		
Phase Detectors MCPD D180 Use MCPD 180/360 Phase Lock Timeout 50 S0 × 2 Lock Alarm Timeout 50 S0 × 2 Image: S0 × 2	Phase Monitor and Buildout Phase Monitor Limit (ns) Phase Buildout (Hitless Switching) Phase Buildout on Input Transient Recal PB0 Offset (ns) Manual Phase Adjust (ns)		
Damping Factor Acquisition 5 - Locked 5 -	Special Modes External Switching Mode Input vs. Input Phase Measurement Input vs. Other DPLL Phase Measurement		
Close			



5.4 Output Clock Menu – OC1

The Output Clock Configuration submenu for an output directly associated with the APLL, shown in Figure 4, is used to perform detailed configuration of output clock OC1. This configuration includes specifying the output DFS source and frequency, APLL source and VCO frequency, APLL output divider values, CML output divider value, and CMOS output source and divider value. Clicking the **Block Diagram** button at the bottom of the window displays a block diagram of the relevant DS31407 logic for reference during configuration.

As an aid to identifying an invalid output clock configuration, frequency fields turn red when configured with an invalid frequency. Frequencies can be invalid when too high for the output driver or the particular section of internal circuitry or when out of the required range, such as the VCO Frequency. When trying to understand why a field is red, position the mouse cursor over the field to see additional information about the field. For some fields this additional information indicates the valid frequency range.

2	Output Clock Configuration f	or OC1		
	DFS Auto Squelch Source (DFS Mux) Output Frequency	DPLL1 • 77.760MHz •	APLL and Dividers Source (APLL Mux) Input Frequency (MHz) Feedback Multiplier 52 Feedback Fractional Scaling Numerator × 1	Calculator DFS V 77.7600000
	Divider Fine Phase Adjust (1/256 UI) APLL Fine Phase Adjust (1/256 UI) CMOS Output	0	Feedback Fractional Scaling Denominator ÷ 1 Feedback Scale Factor Load > VCD Frequency (MHz) = High Speed Divider ÷	< 52.000000 = 4043.5200000 = 6.5 •
	Source (Divider Mux) Divider Input Freq (MHz) 32-Bit Divider Value ÷ CMOS Output Frequency (MHz)	DFS 77.7600000 1 77.7600000	Divider 1 Enable Align ÷ Freqency to Divider Muxes (MHz) Divider 2 Align ÷ Frequency to Dif Mux (MHz)	+ 4 = 155.5200000 + 1 = 622.0800000
	☐ Align Divider ☐ Invert Output Delay (Phase Adjust) (ns)	0.0 +	Differential Output Source (Dif Mux) CML Output Frequency (MHz) Close Block Diagram	Invert Output APLL 622.0800000

Figure 4: Output Clock Configuration Menu – OC1

Table 6: Example APLL Output Clock Configurations

Desired Differential Output Frequency	DFS Output Frequency	Source (APLL Mux)	Feedback Multiplier	Feedback Fractional Scaling Numerator	Feedback Fractional Scaling Denominator	VCO Frequency	High Speed Divider	Divider 2
622.08MHz	77.76MHz	DFS	52	1	1	4043.52MHz	6.5	1
155.52MHz	77.76MHz	DFS	52	1	1	4043.52MHz	6.5	4
156.25MHz	62.5MHz	DFS	65	1	1	4062.5MHz	6.5	4
161.1328125MHz	62.5MHz	DFS	65	66	64	4189.4531250MHz	6.5	4
622.08M*255/237	77.76MHz	DFS	48	255	237	4015.9594937MHz	6	1
156.25MHz * 66/64 * 255/238	62.5MHz	DFS	65	66 * 255 = 16,830	64 * 238 = 15,232	4143.4151786MHz	6	4



5.5 Output Clock Menu – OC4

The Output Clock Configuration submenu for an output not directly associated with the APLLs, shown in Figure 5, is used to perform detailed configuration of output clock OC4. This configuration includes specifying the output DFS source and frequency, CMOS and LVDS/LVPECL output source, LVDS/LVPECL output divider value, and CMOS output divider value. Clicking the **Block Diagram** button at the bottom of the window displays a block diagram of the relevant DS31407 logic for reference during configuration.

As an aid to identifying an invalid output clock configuration, frequency fields turn red when configured with an invalid frequency. Frequencies can be invalid when too high for the output driver or the particular section of internal circuitry or when out of the required range. When trying to understand why a field is red, position the mouse cursor over the field to see additional information about the field. For some fields this additional information indicates the valid frequency range.

III Output Clock Configuration for OC4	
DFS	Differential Output
Auto Squelch Source (DFS Mux) DPLL1 Output Frequency (MHz) Disabled Divider Fine Phase Adjust (1/256 UI) O CMOS Output Source (Divider Mux) DES	Source (Same as CMOS Output) DFS Divider Input Freq (MHz) 0.0000000 32-Bit Divider Value ÷ 1 Output Frequency (MHz) 0.0000000 Align Divider Invert Output Delay (Phase Adjust) (ns) 0.0 ÷ Signal Format
Divider Input Freq (MHz) 0.0000000 32-Bit Divider Value ÷ Output Frequency (MHz) 0.0000000 Align Divider Invert Output Delay (Phase Adjust) (ns) 0.0	Signal rollide Erbo Embedded Frame Sync PWM Width Adjustment 0 PWM Cycles Per Sync Cycle 1 Sync Clock Edge Next Sync Divider Input Freq (MHz) 0.0000000 Sync Divider Value ÷ Sync Frequency (MHz) 0.0000000
Close	Block Diagram

Figure 5: Output Clock Configuration Menu – OC4



5.6 I/O Pin Configuration Menu

The I/O Pin Configuration submenu, shown in Figure 6, is used to configure the DS31407 LOCK, SRFAIL, and INTREQ output status pins. Additionally, it is used to configure a DS31407 GPIO pin as a general purpose input or output, or to map a DS31407 status register bit to the pin as an output status.



🗱 I/O Pir	Configuration					
					Status	Source
			Control	State	Register	Bit
LOCK	Disabled 💌	GPI01 In	iput 💌	0	PLL1SR 👤	STATE[0]
SRFAIL	Disabled 💌	GPIO2 In	iput 💌	0	PLL1SR 🚽	STATE[0]
INTREQ	INT OD LO 💌	GPIO3 In	iput 💌	0	PLL1SR 🚽	STATE[0]
		GPIO4 In	iput 💌	0	PLL1SR 🚽	STATE[0]
			Close	e		



5.7 Register View Menu

When the Register View button in the lower-left corner of the main window is pressed, the Register View window appears (Figure 7). In this window the DS31407's entire register set can be viewed and manually written as needed.

The large grid that takes up most of the window displays the DS31407 register map. For each register, its hexadecimal address in square brackets is followed by its register name and its contents in two-digit hex format. When a register is clicked in the main register grid, its register description and fields are displayed at the bottom of the window.

The Register View window supports the following actions:

- **Read a register.** Select the register in the register map.
- Read a register field. Select the register in the map or the register field at the bottom of the window.
- Read all registers. Press the Read All button.
- Write a register. Double-click the register name in the register map and enter the value to be written.
- Write a register field. Select the register, double-click the field, and enter the value to be written.
- Write a multiregister field. Double-click one of the register names and enter the value for the field.
- Write a complete DS31407 register dump to a text file.

When using the Register View window it is important to remember that input clock and output clock registers are bank-switched by the ICSEL (0x0060) and OCSEL (0x00C0) registers, respectively. See section 8.1.4 in the DS31407 data sheet for more details.

Figure 7: Register View Menu

iii	Register V	iew											
Г	Click a registe	er to read it. D	ouble	click a register	to wri	te it. ———							
	[0000]	ID1	1E	[0010]		00	[0020]	PLL1SR	01	[0030]		00	[00]
	[0001]	ID2	0C	[0011]		00	[0021]	PLL2SR	01	[0031]		00	[00]
	[0002]	REV	00	[0012]		00	[0022]		00	[0032]		00	[00]
	[0003]	PROT	85	[0013]		00	[0023]		00	[0033]		00	[00]
	[0004]	MCFREQ1	00	[0014]		00	[0024]	VALSR1	00	[0034]		00	100
	[0005]	MCFREQ2	80	[0015]		00	[0025]		00	[0035]		00	100
	[0006]	MCR1	00	[0016]		00	[0026]		00	[0036]		00	100
	[0007]	IOCR	02	[0017]		00	[0027]		00	[0037]		00	100
	[0008]	VALCR1	FF	[0018]		00	[0028]	ISR1	66	[0038]	PLL1LS	R 00	100
	[0009]		00	[0019]		00	[0029]	ISR2	66	[0039]	PLL2LSI	R 00	100
	[A000]		00	[001A]		00	[002A]	ISR3	66	[003A]		00	100
	[000B]		00	[001B]		00	[002B]	ISR4	66	[003B]		00	100
	[000C]		00	[001C]		00	[002C]		00	[003C]	ICLSR	1 FF	100
	[000D]		00	[001D]		00	[002D]		00	[003D]	TSTLS	R 00	100
	[000E]		00	[001E]		00	[002E]		00	[003E]		00	100
	[000F]		00	[001F]		00	[002F]		00	[[003F]		00	[00]
	•												
Г	Click a registe	er field to read	it. Do	ouble click a reg	ister fi	ield to write i	t. ———				F		
	[[000011D1: D	evice Identific	ation	Begister LSB						·	_	Read	All
Ш	[[0000]]10 1. 0	ornoo raornane		110910101, 200							5	Denister	Dume
									ID		_	riegister	Damp
									0	0011110		Clos	se
L											_	0.0.	



5.8 Configuration Scripts and Log File

5.8.1 Configuration Log File

Every write command issued by the software to the DS31407DK board is logged in file DS31407DKLog.mfg located in the same folder as the software executable. If default values were used during installation, this folder is "C:\Program Files\Microsemi\DS31407 Demo Kit". The log file can be viewed in Notepad by pressing the Log File button in the lower-left corner of the main window. Command line option "-I <filepath>" can be used to cause the software to write to a file other than DS31407DKLog.mfg, as described in section 4.3.

5.8.2 Configuration Scripts

Configuration scripts are useful for quickly configuring the DS31407 without having to remember all the required settings. Two types of configuration scripts are possible: full and partial.

A full configuration script can start with the DS31407 in its power-on default state and configure every aspect of the device to bring it to a desired state. To make a full configuration script, run the software, uncheck the Demo Mode checkbox, initialize the device, then configure the device using the DK software. Next, press the **Create Config Script** button in the lower-left corner of the main window, specify the file name and location, and then press the **Create** button. The new script is then displayed in Notepad.

A partial configuration file only affects a subset of the DS31407 device settings. To make a partial configuration script, press the **View Log File** button in the main window to view the log file, press **Ctrl-End** to jump to the end of the file, and then add to the end of the file a comment line (starting with a semicolon) to delimit the start of the desired configuration. Then save and exit the Log File. Next, configure the device using the DK software fields. Finally, view the log file again, jump to the end, and copy everything from the previously-made delimiter to the end of the file into a new .mfg file.

To run a configuration script, press the **Run Config Script** button in the lower-left corner of the main window, specify the file name and location, then press the **Execute** button.

Note that when the Demo Mode checkbox is changed from checked to unchecked, during the "Initializing the DS31407" step, the software runs configuration script startup.mfg located in the same directory as the software executable. The startup.mfg file can be edited or replaced as needed to change the initial configuration of the device. Be aware, however, that the section of the startup.mfg file labeled "Required Initialization" must be executed after device power-up or reset for the DS31407 to operate correctly.

6. DS31407DK Errata

None.

7. Revision History

REVISION DATE	DESCRIPTION
01/03/11	First version released to customers.
01/26/11	Updated section 4.1 to refer to downloaded zip file rather than files on disk. In section 8 changed Y2 component in to MX602-012.8M.
2012-05	Reformatted for Microsemi. No content change.



8. Bill of Materials

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1	1	CAPACITOR, TANT 68uF 16V 20%	NICHICON	F931C686MNC
C9	1	0805 CERAM .47uF 16V 10%	PAN	ECJ-2YB1C474K
C2, C3	2	0603 CERAM 22pF 50V 5%	PAN	ECJ-1VC1H220J
C42. C143	2	L 0603 CERAM .001uF 50V 10%	PAN	ECJ-1VB1H102K
C46 C163	2	L 0603 CERAM 01µE 50V 10% X7R	AVX	06035C103KAT
C8, C12, C40, C47, C59, C66, C78, C79, C83, C84, C101, C102, C113, C114, C123, C124, C128, C129, C136, C137, C141, C142, C144, C145, C147, C154, C155, C156, C157, C158, C159, C160, C161	33	L_0603 CERAM .1uF 16V 20% X7R	AVX	0603YC104MAT
010 017 000 005 000 011 011				
C16, C17, C33, C35, C36, C41, C44, C60, C61, C62, C64, C72, C73, C74, C75, C76, C77, C139, C140	19	0603 CERAM 1.0uF 6.3V 10% MULTILAYER	PAN	ECJ-1VB0J105K
C10, C19, C20, C21, C32, C34, C43, C49, C50, C51, C52, C53, C69, C70, C80, C81, C82, C138, C148, C149, C150, C151	22	0603 CERAM 4.7uF 6.3V 10% MULTILAYER	PAN	ECJ-1VB0J475K
C54, C55, C56, C57, C58, C63, C65	7	0603 CERAM 10uF 6.3V 20% MULTILAYER	PAN	ECJ-1VB0J106M
C85, C86, C87, C92, C95, C98, C103, C109, C133, C135	10	0402 CERAM 0.01uF 16V 10%	PAN	ECJ-0EB1C103K
C4, C5, C6, C7, C11, C13, C14, C15, C18, C23, C31, C37, C38, C39, C45, C48, C90, C91, C93, C94, C96, C97, C99, C100, C104, C105, C107, C108, C110, C111, C112, C115, C117, C118, C119, C120, C121, C122, C125, C126,				
C130, C132, C134, C152, C164, C165 R1 R44 R50 R57 R58 R59 R101	46	0402 CERAM 0.1uF 16V 10%	PAN	ECJ-0EB1C104K
R105, R106, R107, R108	11	RES 0603 0.0 Ohm 1/16W 5%	PAN	ERJ-3GEY0R00V
R98, R100	9	RES 0603 22.1 Ohm 1/16W 1%	PAN	ERJ-3EKF22R1V
R5, R6	2	RES 0603 33.2 Ohm 1/16W 1%	PAN	ERJ-3EKF33R2V
R60, R62, R69, R78, R86, R93, R95, R97, R99	9	RES 0603 42.2 Ohm 1/16W 1%	PAN	ERJ-3EKF42R2V
R3, R109, R110, R111, R112, R113, R114, R115	8	RES 0603 332 Ohm 1/16W 1%	PAN	ERJ-3EKF3320V
R4, R7, R8, R12, R19, R26, R46, R47, R49, R51, R53, R56, R104, R116, R117, R118, R119	17	RES 0603 10.0K Ohm 1/16W 1%	PAN	ERJ-3EKF1002V
R55	1	RES 0603 100K Ohm 1/16W 1%	PAN	ERJ-3EKF1003V
R2	1	RES 0603 1.00M Ohm 1/16W 1%	PAN	ERJ-3EKF1004V
C67, C71, C131, C153, R9, R10, R11, R21, R22, R24, R28, R30, R33, R35, R38, R40, R42, R48, R52, R54, R65, R72, R82, R89	24	RES 0402 0 OHM 1/10W 5%	PAN	ERJ-2GE0R00X
R74, R77, R80, R102, R103	5	RES 0402 49.9 OHM 1/16W 1%	PAN	ERJ-2RKF49R9X
R23, R29, R34, R39, R43	5	RES 0402 100 OHM 1/16W 1%	PAN	ERJ-2RKF1000X
R123, R124, R125, R127	4	RES 0402 1.00 KOHM 1/16W 1%	PAN	ERJ-2RKF1001X
R68, R76, R85, R92	4	RES 0402 1.37 KOHM 1/16W 1%	PAN	ERJ-2RKF1371X
	_	RESISTOR, 4 PACK, 10K OHM 5PCT	DAN	
RF1, RF2 FB1, FB2, FB3, FB4, FB5, FB6, FB7, FB8, FB9, FB10, FB11, FB12, FB13, FB14	2	GUAD 0603 GHZ NOISE CHIP FERRITE BEAD, .25 OHM DC, 600 OHM @100MHz, 600 OHM @1647_800mA		
	14			



DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
D2, D3, D4, D5	4	SCHOTTKY DIODE, 1 AMP 40 VOLT	IRF	10BQ040PBF
DS2, DS3, DS4, DS5, DS6, DS8	6	LED, RED, SMD	PAN	LN1251C
DS1, DS7	2	L_LED, GREEN, SMD	PAN	LN1351C
Y1	1	XTAL, HC49SD, 12.0000MHz +/-50PPM, CL=20PF	FOX	FOXSDLF-120-20
Y2	1	OSCILLATOR, CONNOR-WINFIELD TCXO, 3.3V, 12.8 MHZ, 4 PIN SMD	CONWIN	MX602-012.8M
U1	1	IC, HCS08 8-BIT MICROCONTROLLER, 32K FLASH, 2K RAM, 2 UART, 2 SPI, I2C, USB, -40 TO 85C, 64 PIN LQFP	FREESCALE	MC9S08JM32CLH-ND
U2	1	DS31407 2-INPUT, 14-OUTPUT SINGLE DPLL TIMING IC WITH SUB-PS OUTPUT JITTER	MICROSEMI	DS31407GN+
U3	1	LVDS LINE DRIVER WITH ULTRA-LOW SKEW, 8 PIN SOIC	MAX	MAX9110ESA+
U4, U5	2	LINEAR REGULATOR, 1.8V, 16 PIN TSSOP-EP, ROHS/LEAD-FREE	MAX	MAX1793EUE18+
U6, U7, U8	3	LINEAR REGULATOR, 3.3V, 16 PIN TSSOP-EP	MAX	MAX1793EUE-33
U9	1	MICROPROCESSOR VOLTAGE MONITOR, 3.08V RESET, 4PIN SOT143, LEAD-FREE	MAX	MAX811TEUS+T
U10, U11, U12, U13, U14, U15, U16, U17, U18, U19, U20, U21, U22, U23, U24, U25, U26, U27, U29, U30, U31, U32, U33, U34, U35	25	TINYLOGIC HIGH SPEED 2-INPUT XOR GATE, 5-PIN SOT23	FAIRCHILD	NC7SZ86M5X
U28	1	670MHZ ANYTHING-TO-LVDS 1 TO 2 SPLITTER, 10-PIN UMAX	MAX	MAX9175EUB+
SW1	1	SWITCH MOM 4PIN SINGLE POLE	PAN	EVQPAE04M
SW2	1	SWITCH 16PIN DIP, 8POS SPST, TOP ACTUATED ROCKER	TYCO	5435668-7
J1, J2, J10, J12, J13, J18, J21, J27	8	CONNECTOR, SMA, 50 OHM EDGE MOUNT	JOHNSON	142-0701-851
J5	1	CONN, 2.1MM/5.5MM POWER JACK, RT ANGLE, 24VDC@5A	CUI	PJ-002AH
J6	1	CONN, USB, TYPE B SINGLE RT ANGLE	MOL	67068-8000
J7	1	SOCKET, BANANA PLUG, HORIZONTAL, RED	MSR	164-6219
J8	1	SOCKET, BANANA PLUG, HORIZONTAL, BLACK	MSR	164-6218
J9	1	L_TERMINAL STRIP, 6 PIN, DUAL ROW, VERT	STC	TSW-103-07-T-D
J11, J40, J52	3	L_TERMINAL STRIP, 10 PIN, DUAL ROW, VERT	STC	TSW-105-07-T-D
J15, J16, J19, J23, J24, J26, J28, J29, J32, J33, J37, J41, J45, J46, J47, J48, J49, J50, J51	19	CONNECTOR, SMB, 50 OHM VERTICAL, 5PIN	AMP	413990-1
JMP1, JMP2, JMP6, JMP7, JMP8, JMP9, JMP10, JMP11, JMP13	9	L_HEADER, 3-PIN, .100 CENTERS, VERTICAL	STC	TSW-103-07-T-S
JMP3, JMP4, JMP5, JMP12, JMP14	5	L_2 PIN HEADER, .100 CENTERS, VERTICAL	STC	TSW-102-07-T-S

Not Populated:

Y3, Y4, Y5

C22, C24, C25, C26, C27, C28, C29, C30, C68, C88, C89, C106, C116, C127, C146, C162 R13, R14, R15, R16, R17, R18, R20, R25, R27, R31, R32, R36, R37, R41, R45, R64, R66, R67, R71, R73, R75, R81, R83, R84, R88, R90, R91, R120, R121, R122, R126

J3, J4, J10, J12, J14, J17, J20, J22, J23, J24, J25, J26, J30, J31, J32, J34, J35, J36, J37, J38, J39, J41, J42, J43, J44

9. Schematics

The DS31407DK board design is a bill of materials modification of the DS31400DK. See the following pages for the DS31400DK schematics. The list of DS314070DK components that are not populated in the DS31407DK board is shown at the end of section 8 above.

	8	7	6	5	4	з	2	1
D								ŗ
с								c
в			DS.31	400	DK B(DARD		E
A						TITLE:	Wed 1	Apr 14 17: 14: 05 2010 DATE:
						ENGINEER:	יס,סגעשש4 בקסא אלש MW	PAGE: 1 OF 11
	8	7	6	5	4	3	2	1















	В	7	6	5	4	.3	2	1	
D		m - × 142	UCC		IC1POS A9 IC1PO IC1NEG B9 IC1NE IC2POS A8 IC2PO IC2NEG B8 IC2NE IC3NEG B7 IC3NE IC3NEG B7 IC3NE IC4POS A5 IC4NE IC4NEG B5 IC4NE	05 00 EG 00 EG 00 EG 00 EG 00 EG 00 EG 00	C1POS C1E OC1POS C1NEG B16 OC1NEG C2POS H15 OC2POS C3POS N15 OC3POS C3POS N15 OC3POS C3POS RB OC4POS C4NEG TB OC4NEG C4NEG TB OC4NEG		D
с		JTCLK 1 2 JTDO 3 4 JTMS 5 5 6 JTRST* 7 8 JTDI 9 10 CONN_12	2 4 5 8 10 		ICSNEG B5 ICSNE IC6POS A4 IC6PO IC6NEG B4 IC6NE IC7POS A3 IC7NE IC7NEG B3 IC7NE IC7NEG B3 IC7NE IC8POS A2 IC8NE IC8NEG B2 IC8NE SYNC1 C5 SYNC1 SYNC2 C6 SYNC3 SYNC3 C7 SYNC3	es or os os or es DS.31400 or os uz or es os es 1 2 3 w	CSNEG TE OCSNEG CSNEG TE OCSNEG C6POS R4 OC6POS CFNEG T4 OC6NEG C7POS R2 OC7POS C7NEG T2 OC7NEG OC1 P12 OC1 OC2 P11 OC2 OC3 P10 OC3 OC4 P9 OC4 OC5 PB OC5 OC6 P7 OC6		с
в		vcc T			MCLKOSCPOS DI MCLKO MCLKOSCNEG D2 MCLKO OSCFREQØ D3 OSCFF OSCFREQ0 E3 OSCFF OSCFREQ2 F3 OSCFF RST_DUT* G3 OSCFF RST_DUT* G3 OST SPI1_MISO C3 SDO SPI1_MOSI B1 SDI SPI1_SCK A1 SCLK SPI1_SS* C4 CS_N CPHA C2 CPHA	03CP 05CN 1 RE00 Mi RE01 0 RE02 0 N 0 1 1 1 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	OC7 PE OC7 FSYNC P2 FSYNC FSYNC P3 MFSYNC spioi H3 GPI01 spioi H3 GPI02 spioi K3 GPI03 spioi K1 GPI04 NTRE0 L1 INTREQ FAIL CB SRFAIL LOCK K2 LOCK		в
Ĥ	1 2 3 4 5 6 7 8	0503_5PCT_10K	a h u u construction of the second se		CPOL C1 CPOL JTDO N3 JTDO JTDI N2 JTDI JTMS P1 JTMS JTCLK N1 JTCLF JTRST* M3 JTCLF L3 TESTE M1 TEST M2 TESTE č č č č	NU 1 NU NU NU NU NU NU NU NU NU NU NU NU NU	C_B10B10 NC_C9C9 C_C10C10 C_C11C11 C_E16E16 C_K16K16 NC_P4P4 NC_P5P5 C_P13P13 Fr 1	Apr 23 10:39:55 2010	A
	÷	7	F				S31400DK03A0 MW	DATE: 041410 PAGE: 9 OF 11	
	Ч	I	J	, C		بر ب	<u>د</u>		



	ß	7	6	5	4	З	2 1	_
а	V1_8_DIG A11	IG_1B_A11 IG_1B_E5 IG_1B_E5 IG_1B_E7 IG_1B_E8 IG_1B_E8 IG_1B_E9 IG_1B_E10 IG_1B_E11				VDD_IO_33_DF VDD_IO_33_D7 VDD_IO_33_DF VDD_IO_33_E1 VDD_IO_33_F4 VDD_IO_33_F4 VDD_IO_33_M1 VDD_IO_33_M1	D5 D7 D7 D8 E4 E13 F4 L4 M4 M13	ם
с	E12 VDD_DI FS VDD_DI GS VDD_DI HS VDD_DI JS VDD_DI KS VDD_DI LS VDD_DI M5 VDD_DI M6 VDD_DI M7 VDD_DI	IG_18_E12 IG_18_F5 IG_18_H5 IG_18_J5 IG_18_K5 IG_18_L5 IG_18_M5 IG_18_M6 IG_18_M7		DS.31400 uz		UDD_IO_33_NE		с
в	MB VDD_DI M9 VDD_DI M10 VDD_DI M11 VDD_DI M12 VDD_DI M12 VDD_DI M12 VDD_DI M12 VDD_DI D4 VDD_IC D13 VDD_IC N4 VDD_IC N5 VDD_IC	IG_1B_MB IG_1B_M10 IG_1B_M10 IG_1B_M12 IG_1B_T16 D_1B_D4 D_1B_D5 D_1B_D12 D_1B_D13 D_1B_N4 D_1B_N5					C C I G B 9. LUF 0.	в
A		FIG FIG FIG FIG FIG FIG FIG FIG FIG FIG	G9 VSS_DIG_G9 G10 VSS_DIG_G1 G11 VSS_DIG_G11 G12 VSS_DIG_G12 HE VSS_DIG_H6 H9 VSS_DIG_H18 H12 VSS_DIG_H18 H14 VSS_DIG_H18 H14 VSS_DIG_H18	H12 OSS_DIG_H12 JE USS_DIG_H12 JF USS_DIG_J5 J1 USS_DIG_J6 J1 USS_DIG_J6 J11 USS_DIG_J7 USS_DIG_J7 USS_DIG_J7	KB USS DIG-KB KG USS DIG-KB K10 USS DIG-K10 K12 USS DIG-K10 K12 USS DIG-K10 L5 USS DIG-L6 L5 USS DIG-L6 L5 USS DIG-L6 L10 USS DIG-L6 L10 USS DIG-L9	Line Use Use Use Line Use Use<	UL_B_DIG	A
	÷	-	-	-		TITLE: I ENGINEER: -	DATE: 041410 MW PAGE: 11 OF 11	
	8	7	6	5	4	З	2 1	



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at **www.microsemi.com**.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.