



General Description

The DS31406DK is an easy-to-use evaluation kit for the DS31406 timing IC. A surface-mounted DS31406 and careful layout provide maximum signal integrity. An on-board low-phase-noise stratum 3 quality oscillator is provided for device compliance evaluation. Additionally, the board can accept an external oscillator input for testing alternate oscillators and oscillator frequencies. Both DS31406 input clocks are accessible via SMA connectors. All DS31406 output clocks are accessible via a combination of SMA and SMB connectors to allow easy evaluation of the device's CML, LVDS/LVPECL, and CMOS output clock signals. LEDs on the board indicate interrupt, DPLL lock, selected reference fail, and GPIO output status. Additionally, the GPIO, interrupt, and JTAG I/O signals are also accessible via header pins. Finally, an on-board microcontroller and USB interface provide easy configuration and monitoring of the DS31406 via a **Windows®**-based software application.

Demo Kit Contents

- ◆ DS31406DK Board
- ◆ Power Supply
- ◆ USB Cable
- ◆ SMA-to-BNC and SMB-to-BNC Cable Adapters

Ordering Information

PART NUMBER	DESCRIPTION
DS31406DK	Demo Kit for DS31406

Features

- ◆ Soldered DS31406 for Best Signal Integrity
- ◆ SMA and SMB Connectors For Easy Connectivity
- ◆ Connectors and Termination for All Input and Output Clock Signals
- ◆ On-Board Stratum 3 Quality Local Oscillator with Footprints for Other TCXO and OCXO Sizes
- ◆ External Local Oscillator Testing Support
- ◆ LEDs for Interrupt, DPLL Lock, Selected Reference Fail, and GPIO Status
- ◆ Banana-Jack 5V and GND Connectors Support Use of Lab Power Supplies
- ◆ Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs
- ◆ **Windows®**-Based Application Software Provides Easy GUI-Based Configuration and Monitoring of Most Common Device Features and Register Level Access to Entire Device Register Set
- ◆ Software Support for Creating and Running Configuration Scripts Saves Time During Evaluation and System Design

Minimum System Requirements

- ◆ PC Running **Windows XP** or **Windows 2000**
- ◆ Display with 1024x768 Resolution or Higher
- ◆ Available USB Port

Table of Contents

1.	OVERVIEW	4
2.	BOARD FLOORPLAN AND CONFIGURATION	4
2.1	POWER SUPPLY CONNECTION.....	5
2.2	USB CONNECTION	5
2.3	INPUT CLOCK CONNECTORS	5
2.4	OUTPUT CLOCK CONNECTORS.....	5
2.5	ON-BOARD/EXTERNAL MCLKOSC CONFIGURATION	6
2.6	GPIO AND INTERRUPT HEADER.....	7
2.7	JTAG HEADER.....	7
3.	DEFAULT HARDWARE CONFIGURATION	7
4.	SOFTWARE INSTALLATION	8
4.1	SOFTWARE APPLICATION INSTALLATION.....	8
4.2	USB VIRTUAL COM PORT DEVICE DRIVER INSTALLATION.....	8
4.3	COMMAND LINE OPTIONS.....	8
5.	SOFTWARE APPLICATION OVERVIEW	9
5.1	MAIN MENU.....	9
5.2	INPUT CLOCK CONFIGURATION MENU.....	12
5.3	DPLL CONFIGURATION AND STATUS MENU	13
5.4	OUTPUT CLOCK MENU – OC1, OC2, AND OC3	14
5.5	OUTPUT CLOCK MENU – OC4, OC5, OC6, AND OC7	15
5.6	I/O PIN CONFIGURATION MENU	16
5.7	REGISTER VIEW MENU	17
5.8	CONFIGURATION SCRIPTS AND LOG FILE	18
5.8.1	Configuration Log File.....	18
5.8.2	Configuration Scripts.....	18
6.	DS31406DK ERRATA.....	18
7.	USER GUIDE REVISION HISTORY	18
8.	BILL OF MATERIALS	19
9.	SCHEMATICS	21

List of Figures


Figure 1: Main Menu Window	9
Figure 2: Input Clock Configuration Menu	12
Figure 3: DPLL Configuration and Status Menu	13
Figure 4: Output Clock Configuration Menu – OC1, OC2, and OC3	14
Figure 5: Output Clock Configuration Menu – OC4, OC5, OC6, OC7	15
Figure 6: I/O Pin Configuration Menu	16
Figure 7: Register View Menu	17

List of Tables

Table 1: DS31406DK Input Clock Connectors	5
Table 2: Output Clock Connectors	5
Table 3: MCLKOSC Configuration	6
Table 4: Switch SW2 MCLKOSC Frequency Selection	7
Table 5: Default Hardware Configuration	7
Table 6: Example APLL Output Clock Configurations	14

This document covers revision 02A0 and later of the DS31406DK evaluation board, P/N DS31406DK.

2. Board Floorplan and Configuration



When the board is oriented as shown above, the DS31406 is in the middle of the board, the input clock connectors are on the left side, and output clock connectors are on the right side. The DS31406's local oscillator is down and to the left of the DS31406. Power and ground banana jacks are top-center. The jack for the wall-plug 5V power supply is to the left of the 5V jack. The board microprocessor and USB interface jack are top-left. Frame sync inputs (2kHz or 8kHz) are bottom-edge left, and 2kHz and 8kHz frame sync outputs are bottom-edge right. See [section 8](#) for board schematics and bill of materials.

2.1 Power Supply Connection

Typically the DS31406DK board is powered via connector J5 using the provided AC-wall-plug 5V power supply. The board can be powered via a 5V lab supply by connecting the supply 5V output to banana jack J7 and the supply ground to banana jack J8. LED DS1 illuminates to indicate that the board is powered.

2.2 USB Connection

The **Windows**-based DS31406DK software application communicates to the DK board via USB connector J6.

2.3 Input Clock Connectors

[Table 1](#) describes the connectors available for the DS31406's input clocks and input frame sync signals and how each signal is terminated on the board. Each connector is labeled on the board with both the schematic reference designator and the signal name for easy identification.

Table 1: DS31406DK Input Clock Connectors

Input Clock	Connector	Connector Type	Termination
IC1P/N	J13 (P)	SMA	AC-coupled 100 ohm differential
	J18 (N)		
IC2P/N	J21 (P)	SMA	AC-coupled 100 ohm differential
	J27 (N)		
SYNC1	J45	SMB	DC-coupled 50 ohm parallel
SYNC2	J46	SMB	DC-coupled 50 ohm parallel

2.4 Output Clock Connectors

[Table 2](#) describes the connectors available for the DS31406's output clocks and output frame sync signals. Each connector is labeled on the board with both the schematic reference designator and the signal name for easy identification.

Table 2: Output Clock Connectors

Output Clock	Connector	Connector Type	Output Format
OC1P/N	J2 (P)	SMA	CML ¹
	J1 (N)		
OC2P/N	J4 (P)	SMA	CML ¹
	J3 (N)		
OC3P/N	J12 (P)	SMA	CML ¹
	J10 (N)		
OC4P/N	J19 (P)	SMB	LVDS/LVPECL ²
	J15 (N)		
OC5P/N	J26 (P)	SMB	LVDS/LVPECL ²
	J23 (N)		
OC6P/N	J35 (P)	SMB	LVDS/LVPECL ²
	J31 (N)		
OC7P/N	J44 (P)	SMB	LVDS/LVPECL ²
	J39 (N)		
OC1	J16	SMB	3.3V CMOS ³
OC2	J20	SMB	3.3V CMOS ³

Output Clock	Connector	Connector Type	Output Format
OC3	J24	SMB	3.3V CMOS ³
OC4	J28	SMB	3.3V CMOS ³
OC5	J32	SMB	3.3V CMOS ³
OC6	J36	SMB	3.3V CMOS ³
OC7	J43	SMB	3.3V CMOS ³
FSYNC	J51	SMB	3.3V CMOS ³
MFSYNC	J50	SMB	3.3V CMOS ³

Note 1: DS31406 has internal 50Ω resistors to 3.3V

Note 2: The OC4-OC7 LVDS/LVPECL outputs connect to the SMB connectors through a 0Ω resistor.

Note 3: All CMOS clock and sync outputs are buffered at the DS31406. The output of the buffer is connected to the SMB connector through a 0Ω resistor and a 50Ω trace. The 0Ω resistor can be replaced with a series termination resistor if needed. For outputs OC1 – OC3 the buffer can be bypassed; see the DS31406DK schematics to determine the appropriate jumper settings for this bypass.

2.5 On-Board/External MCLKOSC Configuration

The signal for the DS31406 local oscillator input MCLKOSC can come from the on-board oscillator or an external source. Jumpers J12, J13, and J14 are used to select the MCLKOSC mode. [Table 3](#) summarizes how to configure the board for each mode of operation.

Table 3: MCLKOSC Configuration

Mode	Connector(s)	Jumper Settings
Local	N/A	JMP12 = Not Installed JMP13 = 2-3 JMP14 = Installed
External, Single-Ended	J49 (MCLKOSCPOS)	JMP12 = Installed JMP13 = 1-2 JMP14 = Not Installed
External, Differential	J49 (MCLKOSCPOS) J48 (MCLKOSCNEG)	JMP12 = Not Installed JMP13 = 1-2 JMP14 = Not Installed

DIP switch SW2 is used to control the DS31406 input pins OSCFREQ[2:0], which specify the frequency of the oscillator clock signal on the DS31406 MCLKOSC pin. [Table 4](#) shows the OSCFREQ[2:0] settings and corresponding MCLKOSC frequencies for the DS31406.

Table 4: Switch SW2 MCLKOSC Frequency Selection

SW2.OSCFREQ[2:0]	MCLKOSC Frequency
000	12.8MHz
001	25.6MHz
010	10MHz
011	20MHz
100	19.44MHz
101	38.88MHz
110	10.24MHz*
111	20.48MHz*

* Frequencies 10.24MHz and 20.48MHz are not pin programmable on rev A1 DS31406 ICs. Contact that factory for DS31406 configuration scripts for use with 10.24MHz and 20.48MHz oscillators if needed. Additional note: Some boards have been built and shipped with rev A1 DS31406 ICs and 20.48MHz oscillators for best jitter performance. On these boards DIP switch SW2.SWITCH1 is set to 1 at the factory and must remain set to 1 for proper operation. When DS31406DK software detects SW2.SWITCH1=1 it automatically configures a rev A1 DS31406 for operation with a 20.48MHz oscillator.

2.6 GPIO and Interrupt Header

The DS31406 GPIO bidirectional pins and INTREQ output pin are available on the 10-pin header J52. The header pins are labeled on the board with the corresponding DS31406 signal names for easy identification.

2.7 JTAG Header

The DS31406 JTAG interface is available on the 10-pin header J40. The header pins are labeled with the corresponding JTAG signal names for easy identification.

3. Default Hardware Configuration

Table 5: Default Hardware Configuration

Option	Setting
JMP1	1-2
JMP2	1-2
JMP3	Not Installed
JMP4	Not Installed
JMP5	Not Installed
JMP6	1-2
JMP7	1-2
JMP8	1-2
JMP9	1-2
JMP10	1-2
JMP11	1-2
JMP12	Not Installed
JMP13	2-3
JMP14	Installed
SW2*	00000000

* SW2 may have SWITCH1 set to 1. See the footnote to [Table 4](#) for details.

4. Software Installation

DS31406DK software installation consists of the following two steps:

1. Install the DS31406DK software application
2. Install the DS31406DK virtual COM port driver (for USB connection to the board)

The following sections describe in detail how to perform each of these steps.

4.1 Software Application Installation

At this time the DS31406DK software is only supported on **Windows 2000** and **Windows XP** operating systems.

The latest version of the DK software can be requested from Microsemi timing products technical support. To install the software, open the installer zip file and run setup.exe.

4.2 USB Virtual COM Port Device Driver Installation

After the GUI application has been installed on the PC, apply power to the DS31406DK board and connect its USB port to a USB port of the PC. Then follow these steps:

- ◆ A "Found New Hardware" message will appear in the notification area of the **Windows** taskbar, and then the "Found New Hardware Wizard" will appear.
- ◆ Select **No** when asked if you want to connect to **Windows Update** to look for the driver.
- ◆ Click **Next**.
- ◆ Select **Install from a list or specific location**.
- ◆ Click **Next**.
- ◆ Select **Search for the best driver in these locations** and check **include this location in the search** then browse to the folder where the DS31406DK software was installed. The default installation folder can be reached by browsing My Computer → Program Files → Microsemi → DS31406 Demo Kit. (The driver file is: HC9S08JMxx.inf, but **Windows** only needs to know the name of the folder in which to look for this file.)
- ◆ Click **Next**.
- ◆ If a message appears indicate the software has not passed logo testing, click **Continue Anyway**.

That should complete the virtual COM port device driver installation. After following these steps, the DS31406DK software should be ready to communicate with the board.

4.3 Command Line Options

The software has these command line options:

-l <filepath> specifies an alternate log file example: "DS31406DK.exe -l "mylog.mfg"

To add command line options to the DS31406 demo kit shortcut that the installer adds to the desktop, right-click on the shortcut and select **Properties**. In the **Shortcut** tab, at the end of the text in the **Target** textbox, add a space followed by the command line option.

5. Software Application Overview


The DS31406DK software provides an easy and interactive way to evaluate the DS31406 by using hierarchical menus to configure the device and monitor its status. The following sections briefly describe each of the major application menus.

Note: in each menu, when the mouse cursor is placed over a configuration or status field, more information is displayed about that field such as associated DS31406 registers or valid numerical range.

5.1 Main Menu

The main menu window, shown in Figure 1, is displayed when the program is started. This menu provides an overview of the DS31406 configuration and status. Additionally, it provides access to the application submenus that are use to perform detailed device configuration.

Figure 1: Main Menu Window



DS31406 DK Software v1.03 November 2, 2010 Pre-release

Device: DS31406 Rev 1

Port: [dropdown]

☒ Demo Mode

☒ Enable Polling

☐ Reset

☐ Clear All Latched Status

Master Clock

Frequency Adjust: 0.000000 ppm

Input Clocks

#	Enable	Status	Input Freq	Lock Freq	DPLL1 Priority
1	☐	☐	19.4400000	19.440	1
2	☐	☐	19.4400000	19.440	2

MHz MHz

Frame Sync Inputs

☐ Enable

☒ Auto Disable

☐ Frame Sync Alarm

Sampling: 6.48MHz

Monitor Limit (UI): 3

SYNC1 Phase: 0 UI

SYNC2 Phase: 0 UI

DPLL

Clk Select: AUTO

State Select: AUTO

Acq. BW: 18Hz

Locked BW: 4Hz

State: ☒ FREE RUN

Phase (deg): 0.000

Freq (ppm): 0.000000000

☐ Revertive

☒ Auto BW

☒ Sel Ref Fail

☒ Phase Mon

☒ Phase Alarm

☒ Soft Limit

Sel Ref: ---

Priority 1: ---

Priority 2: ---

Priority 3: ---

OC1

Freq (MHz):

CMOS Out: 0.0000000

Differential Out: 0.0000000

Enable: ☐

OC2

Freq (MHz):

CMOS Out: 0.0000000

Differential Out: 0.0000000

Enable: ☐

OC3

Freq (MHz):

CMOS Out: 0.0000000

Differential Out: 0.0000000

Enable: ☐

OC4

Freq (MHz):

CMOS Out: 0.0000000

Differential Out: 0.0000000

Enable: ☐

OC5

Freq (MHz):

CMOS Out: 0.0000000

Differential Out: 0.0000000

Enable: ☐

OC6

Freq (MHz):

CMOS Out: 0.0000000

Differential Out: 0.0000000

Enable: ☐

OC7

Freq (MHz):

CMOS Out: 0.0000000

Differential Out: 0.0000000

Enable: ☐

Frame Sync Outputs

Enable: ☐

FSYNC: 8K 50%

MFSYNC: 2K 50%

Run Config Script

Create Config Script

View Log File

Register View

I/O Pins

Disable All Outputs

User Guide

The major features located on the main menu are:

- **Port list** (upper-left corner)

When the program starts, a scan is performed of the computer's USB-connected virtual ports. Those ports connected to DS314xxDK boards are displayed in the port list.

- **Demo Mode** checkbox (upper-left corner)

When the program starts it is initially in Demo Mode. In Demo Mode the software is not connected to the DK board. In this mode the software can be used to investigate DS31406 configuration options or to develop a DS31406 configuration script without the need to connect a board.

When the **Demo Mode** checkbox is unchecked, the GUI application establishes communication with the DK board through the port displayed in the **Port** box. In this mode all menu configuration changes are translated into DS31406 register writes which are then written to the DS31406 on the board.

- **Enable Polling** checkbox (upper-left corner)

When the **Demo Mode** checkbox is unchecked, if the **Enable Polling** checkbox is checked, the status registers in the DS31406 are periodically polled, and the corresponding status fields in the software are automatically updated.

- **Reset** checkbox (upper-left corner)

This checkbox directly controls the MCR1.RST bit in the DS31406. When this box is checked the entire DS31406 is reset to its power-on default state.

- **Master Clock** Frequency Adjustment

Any known frequency error in the local oscillator can be calibrated out inside the DS31406 by setting the ppm value of the error in the **Frequency Adjust** box.

- **Input Clocks**

This section of the main menu provides an overview of how each input clock is configured and its current status. Additionally, the DPLL priority for each input clock can be set using the corresponding drop-down list. Finally, the input frame sync capabilities of the DS31406 can be configured here. For each input clock a submenu containing detailed configuration and status information is accessed by pressing the corresponding numbered button in the # column on the left side.

Just to the right of the input clock numbers, in the **Status** column, are software LEDs that indicate the state of each input as reported by its input monitor. These LEDs are red when the input clock is invalid. When a clock of the correct frequency is applied to an input, the associated LED turns yellow when activity is detected and green when the input clock frequency is found to be within range. If an input is disqualified because the DPLL could not lock to it, the LED turns magenta.

Important note: If the **Status** box for an input clock is not red, green, yellow or magenta then the input clock is disabled. To enable the input clock, check the **Enable** checkbox to the left of the **Status** box.

- **DPLL**

The key features of the DPLL can be configured in the DPLL section of the main menu, including acquisition bandwidth, locked bandwidth, automatic or manual input clock selection, and automatic or manual DPLL state selection. Also, key status information is reported here including current selected reference (Sel Ref), priority 1, 2 and 3 backup references, DPLL state, frequency, and phase.

The **State**, **Sel Ref Fail**, and **Phase Mon** buttons represent latched status bits in the device. When the button is red, the corresponding latched status bit has been set in the DS31406 since the last time the button was

pressed. Pressing the button clears the latched status bit and changes the color of the button back to green. The **State** button indicates the state of the DPLL has changed. **Sel Ref Fail** indicates the selected reference has failed. **Phase Mon** indicates the phase monitor limit has been exceeded. The **Revertive** checkbox configures the DPLL for revertive or non-revertive switching among input clocks. When **Auto BW** = 1, the DPLL uses the acquisition bandwidth during pull-in and the locked bandwidth when phase locked. When **Auto BW** = 0 the DPLL uses the locked bandwidth all the time.

A submenu containing additional configuration and status information is accessed by pressing the **DPLL** button located in the top left corner of the DPLL box.

- **Output Clocks** (OCx boxes on the right)

The frequency of each of the DS31406's output clocks is displayed in the corresponding output clock section. Additionally, the output enable for each output clock is controlled here. For each output clock, a submenu containing detailed configuration fields is accessed by pressing the corresponding **OCx** button (where x is the output clock number) located in the upper left corner of each OCx box.

As an aid to identifying an invalid output clock configuration, the output clock frequency field turns red when that output clock has been configured to an invalid frequency. A frequency is invalid when it too fast for the output driver: >125MHz for CMOS, >312.5MHz for LVDS/LVPECL, or >750MHz for CML.

- **Frame Sync Outputs**

The most common features of the DS31406 FSYNC and MFSYNC outputs are configured in this section of the main menu. A submenu providing additional configuration information is accessed by pressing the **Frame Sync Outputs** button located in the top left of the frame sync outputs box.

- **Configuration Scripts**

The **Run Config Script** button launches a submenu that allows execution of a DS31406 configuration script. These scripts can configure the entire IC (full configuration script) or only a portion of the IC (partial configuration script). The **Create Config Script** button launches a submenu from which a full-chip configuration script can be generated.

- **Log File**

The **View Log File** button launches a text editor containing the DS31406 log file. This log file contains a history of DS31406 register writes performed since the application was launched.

- **Register View**

The **Register View** button launches a submenu that provides register level access to all DS31406 registers.

- **I/O Pins**

The **I/O Pins** button launches a submenu that can be used to configure the DS31406 GPIO, LOCK, and SRFAIL outputs.


- **Disable All Outputs**

Pressing the **Disable All Outputs** button disables all DS31406 outputs (all Enable checkboxes in the OCx boxes are cleared).

5.2 Input Clock Configuration Menu

The Input Clock Configuration submenu, shown in Figure 2, is used to perform detailed configuration of an input clock. This configuration includes specifying the clock frequency at the DS31406 input pin, DPLL lock frequency, and input clock monitoring parameters.

Figure 2: Input Clock Configuration Menu



Input Clock Configuration for IC4

General

☐ Invert Input Clock

Frame Sync Pin: SYNC1

☒ Soft Limit
☐ Hard Limit
☐ No Activity
☒ Lock Alarm

Leaky Bucket Settings

Upper	Lower	Size	Decay (ms)
6	4	8	256

Frequency Division and Scaling

Input Frequency: 25.0000000 × $\frac{\text{ICN}}{\text{ICD}}$ = Lock Frequency: 25.000

Range: < 100MHz

ICN: 1, ICD: 1

Embedded Frame Sync

State: Disabled

PWM Length: Short

PWM Cycles: 1

Edge: Next

Frequency Monitoring and Measurement

Accept Hard Limit (ppm): 9.223

Reject Hard Limit (ppm): 11.970

Hard Limit Mode: Stratum 3

Soft Limit (ppm): 8.045

Measured Frequency (ppm): 160.746

Freq Monitor Reference Clock: MCLK

Freq Measurement Time (sec): 15.926

☒ Hard Limit Enable
☐ Soft Limit Enable
☒ Gross Frequency Range Limit
☐ Noise Shaping

Close

5.3 DPLL Configuration and Status Menu

The DPLL Configuration and Status submenu, shown in [Figure 3](#), is used to perform detailed configuration of the DPLL. This configuration includes specifying the DPLL holdover mode, lock criteria, phase detector, and phase buildout functionality.

Figure 3: DPLL Configuration and Status Menu

DPLL Configuration and Status for DPLL1

Holdover ☐ Fast Ready ☐ Slow Ready ☐ Reset HO Holdover Mode: Instant Mini Holdover: Instant Manual HO Freq: 0.0000000000 Read Average: Instant Frequency (ppm): 0.0000000000	Lock Criteria ☒ Fine Phase Limit (deg) 90-180 ☒ Course Phase Limit (UI) 63 ☒ Hard Frequency Limit (ppm) ... 11.991 ☐ No Activity Soft Limit (ppm) 8.163 ☒ Limit Integral Path ☐ Ultra-Fast Switching
Phase Detectors ☐ MCPD ☐ D180 ☐ Use MCPD 180/360 Phase Lock Timeout: 50 x 2 = 100 sec Lock Alarm Timeout: 50 x 2 = 100 sec	Phase Monitor and Buildout ☐ Phase Monitor Limit (ns) 2031.25 ☒ Phase Buildout (Hitless Switching) ☐ Freeze ☐ Phase Buildout on Input Transient ☐ Recal PBO Offset (ns) 0.000 Manual Phase Adjust (ns) 0.000000
Damping Factor Acquisition: 5 Locked: 5	Special Modes ☐ External Switching Mode ☐ Input vs. Input Phase Measurement ☐ Input vs. Other DPLL Phase Measurement

Close

5.4 Output Clock Menu – OC1, OC2, and OC3

The Output Clock Configuration submenu for outputs directly associated with APLLs, shown in Figure 4, is used to perform detailed configuration of output clocks OC1, OC2, or OC3. This configuration includes specifying the output DFS source and frequency, APLL source and VCO frequency, APLL output divider values, CML output divider value, and CMOS output source and divider value. Clicking the **Block Diagram** button at the bottom of the window displays a block diagram of the relevant DS31406 logic for reference during configuration.

As an aid to identifying an invalid output clock configuration, frequency fields turn red when configured with an invalid frequency. Frequencies can be invalid when too high for the output driver or the particular section of internal circuitry or when out of the required range, such as the VCO Frequency. When trying to understand why a field is red, position the mouse cursor over the field to see additional information about the field. For some fields this additional information indicates the valid frequency range.

Figure 4: Output Clock Configuration Menu – OC1, OC2, and OC3




Table 6: Example APLL Output Clock Configurations

Desired Differential Output Frequency	DFS Output Frequency	Source (APLL Mux)	Feedback Multiplier	Feedback Fractional Scaling Numerator	Feedback Fractional Scaling Denominator	VCO Frequency	High Speed Divider	Divider 2
622.08MHz	77.76MHz	DFS	52	1	1	4043.52MHz	6.5	1
155.52MHz	77.76MHz	DFS	52	1	1	4043.52MHz	6.5	4
156.25MHz	62.5MHz	DFS	65	1	1	4062.5MHz	6.5	4
161.1328125MHz	62.5MHz	DFS	65	66	64	4189.4531250MHz	6.5	4
622.08M*255/237	77.76MHz	DFS	48	255	237	4015.9594937MHz	6	1
156.25MHz * 66/64 * 255/238	62.5MHz	DFS	65	66 * 255 = 16,830	64 * 238 = 15,232	4143.4151786MHz	6	4

5.5 Output Clock Menu – OC4, OC5, OC6, and OC7

The Output Clock Configuration submenu for outputs not directly associated with APLLs, shown in [Figure 5](#), is used to perform detailed configuration of output clocks OC4, OC5, OC6, or OC7. This configuration includes specifying the output DFS source and frequency, CMOS and LVDS/LVPECL output source, LVDS/LVPECL output divider value, and CMOS output divider value. Clicking the **Block Diagram** button at the bottom of the window displays a block diagram of the relevant DS31406 logic for reference during configuration.

As an aid to identifying an invalid output clock configuration, frequency fields turn red when configured with an invalid frequency. Frequencies can be invalid when too high for the output driver or the particular section of internal circuitry or when out of the required range. When trying to understand why a field is red, position the mouse cursor over the field to see additional information about the field. For some fields this additional information indicates the valid frequency range.

Figure 5: Output Clock Configuration Menu – OC4, OC5, OC6, OC7

Output Clock Configuration for OC4

DFS

☐ Auto Squelch

Source (DFS Mux): DPPLL1

Output Frequency (MHz): Disabled

Divider Fine Phase Adjust (1/256 UI): 0

CMOS Output

Source (Divider Mux): DFS

Divider Input Freq (MHz): 0.0000000

32-Bit Divider Value: ÷ 1

Output Frequency (MHz): 0.0000000

☐ Align Divider ☐ Invert Output

Delay (Phase Adjust) (ns): 0.0

Differential Output

Source (Same as CMOS Output): DFS

Divider Input Freq (MHz): 0.0000000

32-Bit Divider Value: ÷ 1

Output Frequency (MHz): 0.0000000

☐ Align Divider ☐ Invert Output

Delay (Phase Adjust) (ns): 0.0

Signal Format: LVDS

Embedded Frame Sync

Pw/M Width Adjustment: 0

Pw/M Cycles Per Sync Cycle: 1

Sync Clock Edge: Next

Sync Divider Input Freq (MHz): 0.0000000

Sync Divider Value: ÷ 1

Sync Frequency (MHz): 0.0000000

Close Block Diagram

5.6 I/O Pin Configuration Menu

The I/O Pin Configuration submenu, shown in [Figure 6](#), is used to configure the DS31406 LOCK, SRFail, and INTREQ output status pins. Additionally, it is used to configure a DS31406 GPIO pin as a general purpose input or output, or to map a DS31406 status register bit to the pin as an output status.

Figure 6: I/O Pin Configuration Menu

			Control	State	Register	Bit
LOCK	Disabled	GPIO1	Input	0	PLL1SR	STATE[0]
SRFAIL	Disabled	GPIO2	Input	0	PLL1SR	STATE[0]
INTREQ	INT OD LO	GPIO3	Input	0	PLL1SR	STATE[0]
		GPIO4	Input	0	PLL1SR	STATE[0]

Close

5.7 Register View Menu

When the Register View button in the lower-left corner of the main window is pressed, the Register View window appears (Figure 7). In this window the DS31406's entire register set can be viewed and manually written as needed.


The large grid that takes up most of the window displays the DS31406 register map. For each register, its hexadecimal address in square brackets is followed by its register name and its contents in two-digit hex format. When a register is clicked in the main register grid, its register description and fields are displayed at the bottom of the window.

The Register View window supports the following actions:

- ◆ **Read a register.** Select the register in the register map.
- ◆ **Read a register field.** Select the register in the map or the register field at the bottom of the window.
- ◆ **Read all registers.** Press the Read All button.
- ◆ **Write a register.** Double-click the register name in the register map and enter the value to be written.
- ◆ **Write a register field.** Select the register, double-click the field, and enter the value to be written.
- ◆ **Write a multiregister field.** Double-click one of the register names and enter the value for the field.
- ◆ **Write a complete DS31406 register dump to a text file.**

When using the Register View window it is important to remember that input clock and output clock registers are bank-switched by the ICSEL (0x0060) and OCSEL (0x00C0) registers, respectively. See section 8.1.4 in the DS31406 data sheet for more details.

Figure 7: Register View Menu



5.8 Configuration Scripts and Log File

5.8.1 Configuration Log File

Every write command issued by the software to the DS31406DK board is logged in file DS31406DKLog.mfg located in the same folder as the software executable. If default values were used during installation, this folder is "C:\Program Files\Microsemi\DS31406 Demo Kit". The log file can be viewed in Notepad by pressing the Log File button in the lower-left corner of the main window. Command line option "-l <filepath>" can be used to cause the software to write to a file other than DS31406DKLog.mfg, as described in section 4.3.

5.8.2 Configuration Scripts

Configuration scripts are useful for quickly configuring the DS31406 without having to remember all the required settings. Two types of configuration scripts are possible: full and partial.

A full configuration script can start with the DS31406 in its power-on default state and configure every aspect of the device to bring it to a desired state. To make a full configuration script, run the software, uncheck the Demo Mode checkbox, initialize the device, then configure the device using the DK software. Next, press the **Create Config Script** button in the lower-left corner of the main window, specify the file name and location, and then press the **Create** button. The new script is then displayed in Notepad.

A partial configuration file only affects a subset of the DS31406 device settings. To make a partial configuration script, press the **View Log File** button in the main window to view the log file, press **Ctrl-End** to jump to the end of the file, and then add to the end of the file a comment line (starting with a semicolon) to delimit the start of the desired configuration. Then save and exit the Log File. Next, configure the device using the DK software fields. Finally, view the log file again, jump to the end, and copy everything from the previously-made delimiter to the end of the file into a new .mfg file.

To run a configuration script, press the **Run Config Script** button in the lower-left corner of the main window, specify the file name and location, then press the **Execute** button.

Note that when the Demo Mode checkbox is changed from checked to unchecked, during the "Initializing the DS31406" step, the software runs configuration script startup.mfg located in the same directory as the software executable. The startup.mfg file can be edited or replaced as needed to change the initial configuration of the device. Be aware, however, that the section of the startup.mfg file labeled "Required Initialization" must be executed after device power-up or reset for the DS31406 to operate correctly.

6. DS31406DK Errata

None.

7. User Guide Revision History

REVISION DATE	DESCRIPTION
12/28/10	First version released to customers.
01/26/11	Updated section 4.1 to refer to downloaded zip file rather than files on disk. In section 8 changed Y2 component in to MX602-012.8M.
2012-05	Reformatted for Microsemi. No content change.

8. Bill of Materials

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1	1	CAPACITOR, TANT 68uF 16V 20%	NICHICON	F931C686MNC
C9	1	0805 CERAM .47uF 16V 10%	PAN	ECJ-2YB1C474K
C2, C3	2	0603 CERAM 22pF 50V 5%	PAN	ECJ-1VC1H220J
C42, C143	2	L_0603 CERAM .001uF 50V 10%	PAN	ECJ-1VB1H102K
C46, C163	2	L_0603 CERAM .01uF 50V 10% X7R	AVX	06035C103KAT
C8, C12, C40, C47, C59, C66, C78, C79, C83, C84, C101, C102, C113, C114, C123, C124, C128, C129, C136, C137, C141, C142, C144, C145, C147, C154, C155, C156, C157, C158, C159, C160, C161	33	L_0603 CERAM .1uF 16V 20% X7R	AVX	0603YC104MAT
C16, C17, C33, C35, C36, C41, C44, C60, C61, C62, C64, C72, C73, C74, C75, C76, C77, C139, C140	19	0603 CERAM 1.0uF 6.3V 10% MULTILAYER	PAN	ECJ-1VB0J105K
C10, C19, C20, C21, C32, C34, C43, C49, C50, C51, C52, C53, C69, C70, C80, C81, C82, C138, C148, C149, C150, C151	22	0603 CERAM 4.7uF 6.3V 10% MULTILAYER	PAN	ECJ-1VB0J475K
C54, C55, C56, C57, C58, C63, C65	7	0603 CERAM 10uF 6.3V 20% MULTILAYER	PAN	ECJ-1VB0J106M
C85, C86, C87, C92, C95, C98, C103, C109, C133, C135	10	0402 CERAM 0.01uF 16V 10%	PAN	ECJ-0EB1C103K
C4, C5, C6, C7, C11, C13, C14, C15, C18, C23, C31, C37, C38, C39, C45, C48, C90, C91, C93, C94, C96, C97, C99, C100, C104, C105, C107, C108, C110, C111, C112, C115, C117, C118, C119, C120, C121, C122, C125, C126, C130, C132, C134, C152, C164, C165	46	0402 CERAM 0.1uF 16V 10%	PAN	ECJ-0EB1C104K
R1, R44, R50, R57, R58, R59, R101, R105, R106, R107, R108	11	RES 0603 0.0 Ohm 1/16W 5%	PAN	ERJ-3GEY0R00V
R61, R63, R70, R79, R87, R94, R96, R98, R100	9	RES 0603 22.1 Ohm 1/16W 1%	PAN	ERJ-3EKF22R1V
R5, R6	2	RES 0603 33.2 Ohm 1/16W 1%	PAN	ERJ-3EKF33R2V
R60, R62, R69, R78, R86, R93, R95, R97, R99	9	RES 0603 42.2 Ohm 1/16W 1%	PAN	ERJ-3EKF42R2V
R3, R109, R110, R111, R112, R113, R114, R115	8	RES 0603 332 Ohm 1/16W 1%	PAN	ERJ-3EKF3320V
R4, R7, R8, R12, R19, R26, R46, R47, R49, R51, R53, R56, R104, R116, R117, R118, R119	17	RES 0603 10.0K Ohm 1/16W 1%	PAN	ERJ-3EKF1002V
R55	1	RES 0603 100K Ohm 1/16W 1%	PAN	ERJ-3EKF1003V
R2	1	RES 0603 1.00M Ohm 1/16W 1%	PAN	ERJ-3EKF1004V
C67, C71, C131, C153, R9, R10, R11, R21, R22, R24, R28, R30, R33, R35, R38, R40, R42, R48, R52, R54, R65, R72, R82, R89	24	RES 0402 0 OHM 1/10W 5%	PAN	ERJ-2GE0R00X
R74, R77, R80, R102, R103	5	RES 0402 49.9 OHM 1/16W 1%	PAN	ERJ-2RKF49R9X
R23, R29, R34, R39, R43	5	RES 0402 100 OHM 1/16W 1%	PAN	ERJ-2RKF1000X
R123, R124, R125, R127	4	RES 0402 1.00 KOHM 1/16W 1%	PAN	ERJ-2RKF1001X
R68, R76, R85, R92	4	RES 0402 1.37 KOHM 1/16W 1%	PAN	ERJ-2RKF1371X
RP1, RP2	2	RESISTOR, 4 PACK, 10K OHM 5PCT QUAD 0603	PAN	EXB-V8V103JX
FB1, FB2, FB3, FB4, FB5, FB6, FB7, FB8, FB9, FB10, FB11, FB12, FB13, FB14	14	GHZ NOISE CHIP FERRITE BEAD, .25 OHM DC, 600 OHM @100MHz, 600 OHM @1GHz, 800mA	MURATA	BLM18HE601SN1D
D1	1	DIODE 1A 50V SMD	DIODES INC	S1AB-13-F

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
D2, D3, D4, D5	4	SCHOTTKY DIODE, 1 AMP 40 VOLT	IRF	10BQ040PBF
DS2, DS3, DS4, DS5, DS6, DS8	6	LED, RED, SMD	PAN	LN1251C
DS1, DS7	2	L_LED, GREEN, SMD	PAN	LN1351C
Y1	1	XTAL, HC49SD, 12.0000MHz +/-50PPM, CL=20PF	FOX	FOXSDLF-120-20
Y2	1	OSCILLATOR, CONNOR-WINFIELD TCXO, 3.3V, 12.8 MHZ, 4 PIN SMD	CONWIN	MX602-012.8M
U1	1	IC, HCS08 8-BIT MICROCONTROLLER, 32K FLASH, 2K RAM, 2 UART, 2 SPI, I2C, USB, -40 TO 85C, 64 PIN LQFP	FREESCALE	MC9S08JM32CLH-ND
U2	1	DS31406 2-INPUT, 14-OUTPUT SINGLE DPLL TIMING IC WITH SUB-PS OUTPUT JITTER	MICROSEMI	DS31406GN+
U3	1	LVDS LINE DRIVER WITH ULTRA-LOW SKEW, 8 PIN SOIC	MAX	MAX9110ESA+
U4, U5	2	LINEAR REGULATOR, 1.8V, 16 PIN TSSOP-EP, ROHS/LEAD-FREE	MAX	MAX1793EUE18+
U6, U7, U8	3	LINEAR REGULATOR, 3.3V, 16 PIN TSSOP-EP	MAX	MAX1793EUE-33
U9	1	MICROPROCESSOR VOLTAGE MONITOR, 3.08V RESET, 4PIN SOT143, LEAD-FREE	MAX	MAX811TEUS+T
U10, U11, U12, U13, U14, U15, U16, U17, U18, U19, U20, U21, U22, U23, U24, U25, U26, U27, U29, U30, U31, U32, U33, U34, U35	25	TINYLOGIC HIGH SPEED 2-INPUT XOR GATE, 5-PIN SOT23	FAIRCHILD	NC7SZ86M5X
U28	1	670MHZ ANYTHING-TO-LVDS 1 TO 2 SPLITTER, 10-PIN UMAX	MAX	MAX9175EUB+
SW1	1	SWITCH MOM 4PIN SINGLE POLE	PAN	EVQPAE04M
SW2	1	SWITCH 16PIN DIP, 8POS SPST, TOP ACTUATED ROCKER	TYCO	5435668-7
J1, J2, J10, J12, J13, J18, J21, J27	8	CONNECTOR, SMA, 50 OHM EDGE MOUNT	JOHNSON	142-0701-851
J5	1	CONN, 2.1MM/5.5MM POWER JACK, RT ANGLE, 24VDC@5A	CUI	PJ-002AH
J6	1	CONN, USB, TYPE B SINGLE RT ANGLE	MOL	67068-8000
J7	1	SOCKET, BANANA PLUG, HORIZONTAL, RED	MSR	164-6219
J8	1	SOCKET, BANANA PLUG, HORIZONTAL, BLACK	MSR	164-6218
J9	1	L_TERMINAL STRIP, 6 PIN, DUAL ROW, VERT	STC	TSW-103-07-T-D
J11, J40, J52	3	L_TERMINAL STRIP, 10 PIN, DUAL ROW, VERT	STC	TSW-105-07-T-D
J15, J16, J19, J23, J24, J26, J28, J29, J32, J33, J37, J41, J45, J46, J47, J48, J49, J50, J51	19	CONNECTOR, SMB, 50 OHM VERTICAL, 5PIN	AMP	413990-1
JMP1, JMP2, JMP6, JMP7, JMP8, JMP9, JMP10, JMP11, JMP13	9	L_HEADER, 3-PIN, .100 CENTERS, VERTICAL	STC	TSW-103-07-T-S
JMP3, JMP4, JMP5, JMP12, JMP14	5	L_2 PIN HEADER, .100 CENTERS, VERTICAL	STC	TSW-102-07-T-S

Not Populated:

Y3, Y4, Y5

C22, C24, C25, C26, C27, C28, C29, C30, C68, C88, C89, C106, C116, C127, C146, C162

R13, R14, R15, R16, R17, R18, R20, R25, R27, R31, R32, R36, R37, R41, R45, R64, R66, R67, R71, R73, R75, R81, R83, R84, R88, R90, R91, R120, R121, R122, R126

J14, J17, J22, J25, J29, J30, J33, J34, J37, J38, J41, J42, J47

9. Schematics

The DS31406DK board design is a bill of materials modification of the DS31400DK. See the following pages for the DS31400DK schematics. The list of DS314060DK components that are not populated in the DS31406DK board is shown at the end of section [8](#) above.

B		7		6		5		4		3		2		1	
D														D	
C														C	
B		DS31400 DK BOARD												B	
A														A	
B		7		6		5		4		3		2		1	

TITLE:

DS31400DK03A0

ENGINEER:

AMW

DATE:

041410


PAGE:

1 OF 11


Wed Apr 14 17:14:05 2010

Wed Apr 14 17:14:06 2010








TITLE: DS31400DK03A0		DATE: 041410	
ENGINEER: AMW		PAGE: 1 OF 11	




TITLE:		DATE:	
DS31400DK03A0		041410	
ENGINEER:		PAGE:	
AMW		2 OF 11	











TITLE: DS31400DK03A0		DATE: 041410	
ENGINEER: AMW		PAGE: 3 OF 11	



TITLE: DS3140DK03A0		DATE: 041410	
ENGINEER: AMW		PAGE: 4 OF 11	





NOTES:


- ```

1. AC COUPLED DIFFERENTIAL INPUT CLOCK:
 CA, CB, RA, RB, RF POPULATED
 CC, CD, RC, RD, RE NOT POPULATED
2. SOURCE TERMINATED SINGLE-ENDED INPUT CLOCK:
 SIGNAL ON POS:
 CA = 0 OHMS POPULATED
 RA = POPULATED
 CC, RC NOT POPULATED
 NEG BIASED TO 1.4V:
 CD, RD, RE POPULATED
 CB, RB, RF NOT POPULATED

```


Mon Apr 26 15:12:38 2010

|                         |                  |
|-------------------------|------------------|
| TITLE:<br>DS31400DK03A0 | DATE:<br>041410  |
| ENGINEER:<br>AMW        | PAGE:<br>6 OF 11 |






Fr 1 Apr 23 10:40:33 2010

|           |               |       |         |
|-----------|---------------|-------|---------|
| TITLE:    | DS31400DK03A0 | DATE: | 041410  |
| ENGINEER: | AMW           | PAGE: | 7 OF 11 |



|                      |  |               |  |
|----------------------|--|---------------|--|
| TITLE: DS31400DK03A0 |  | DATE: 041410  |  |
| ENGINEER: AMW        |  | PAGE: 8 OF 11 |  |





|            |    |          |        |        |
|------------|----|----------|--------|--------|
| IC1POS     | A9 | IC1POS   | C15    | OC1POS |
| IC1NEG     | B9 | IC1NEG   | B15    | OC1NEG |
| IC2POS     | A8 | IC2POS   | H15    | OC2POS |
| IC2NEG     | B8 | IC2NEG   | G15    | OC2NEG |
| IC3POS     | A7 | IC3POS   | N15    | OC3POS |
| IC3NEG     | B7 | IC3NEG   | M15    | OC3NEG |
| IC4POS     | A6 | IC4POS   | R8     | OC4POS |
| IC4NEG     | B6 | IC4NEG   | T8     | OC4NEG |
| IC5POS     | A5 | IC5POS   | R5     | OC5POS |
| IC5NEG     | B5 | IC5NEG   | T5     | OC5NEG |
| IC6POS     | A4 | IC6POS   | R4     | OC6POS |
| IC6NEG     | B4 | IC6NEG   | T4     | OC6NEG |
| IC7POS     | A3 | IC7POS   | R2     | OC7POS |
| IC8POS     | A2 | IC8POS   | T2     | OC7NEG |
| IC8NEG     | B2 | IC8NEG   | OC1    | P12    |
| SYNC1      | C5 | SYNC1    | OC2    | P11    |
| SYNC2      | C6 | SYNC2    | OC3    | P10    |
| SYNC3      | C7 | SYNC3    | OC4    | P9     |
| SRCSW      | L2 | SRCSW    | OC5    | P8     |
| MCLK0SCPOS | D1 | MCLK0SCP | OC6    | P7     |
| MCLK0SCNEG | D2 | MCLK0SCN | OC7    | P6     |
| OSCFREQ0   | E3 | OSCFREQ0 | FSYNC  | P2     |
| OSCFREQ1   | F3 | OSCFREQ1 | MFSYNC | P3     |
| OSCFREQ2   | F3 | OSCFREQ2 | GPI01  | H3     |
| RST_DUT*   | G3 | RST_N    | GPI02  | J3     |
| SPI1_MISO  | C3 | SDO      | GPI03  | K3     |
| SPI1_MOSI  | B1 | SDI      | GPI04  | K1     |
| SPI1_SCK   | A1 | SCLK     | INTREQ | L1     |
| SPI1_SS*   | C4 | CS_N     | SRFAIL | C8     |
| CPHA       | C2 | CPHA     | LOCK   | K2     |
| CPOL       | C1 | CPOL     | NC_A10 | A10    |
| JTDO       | N3 | JTDO     | NC_B10 | B10    |
| JTDI       | N2 | JTDI     | NC_C9  | C9     |
| JTMS       | P1 | JTMS     | NC_C10 | C10    |
| JTCLK      | N1 | JTCLK    | NC_C11 | C11    |
| JTRST*     | M3 | JTRST_N  | NC_E16 | E16    |
|            | L3 | TEST0    | NC_K16 | K16    |
|            | M1 | TEST1    | NC_P4  | P4     |
|            | M2 | TEST2    | NC_P5  | P5     |
|            |    |          | NC_P13 | P13    |

DS31400  
U2

Fr 1 Apr 23 10:39:55 2010

|           |               |       |         |
|-----------|---------------|-------|---------|
| TITLE:    | DS31400DK03A0 | DATE: | 041410  |
| ENGINEER: | AMW           | PAGE: | 9 OF 11 |





Fr 1 Apr 23 10:40:00 2010

|           |               |       |          |
|-----------|---------------|-------|----------|
| TITLE:    | DS31400DK03A0 | DATE: | 041410   |
| ENGINEER: | AMW           | PAGE: | 11 OF 11 |





**Microsemi Corporate Headquarters**  
One Enterprise, Aliso Viejo CA 92656 USA  
Within the USA: +1 (949) 380-6100  
Sales: +1 (949) 380-6136  
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at [www.microsemi.com](http://www.microsemi.com).

---

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.