




1000V, 6A, 2.50Ω MAX

N-Channel MOSFET

Power MOS 8^{TM} is a high speed, high voltage N-channel switch-mode power MOSFET. A proprietary planar stripe design yields excellent reliability and manufacturability. Low switching loss is achieved with low input capacitance and ultra low C_{rss} "Miller" capacitance. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control slew rates during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency. Reliability in flyback, boost, forward, and other circuits is enhanced by the high avalanche energy capability.



FEATURES

- · Fast switching with low EMI/RFI
- Low R_{DS(on)}
- Ultra low C_{rss} for improved noise immunity
- · Low gate charge
- · Avalanche energy rated
- RoHS compliant

TYPICAL APPLICATIONS

- · PFC and other boost converter
- · Buck converter
- Two switch forward (asymmetrical bridge)
- · Single switch forward
- Flyback
- Inverters

Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
L	Continuous Drain Current @ T _C = 25°C	6	
'D	Continuous Drain Current @ T _C = 100°C	4	A
I _{DM}	Pulsed Drain Current ^①	20	
V _{GS}	Gate-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy®	310	mJ
I _{AR}	Avalanche Current, Repetitive or Non-Repetitive	3	Α

Thermal and Mechanical Characteristics

Symbol	Characteristic	Min	Тур	Max	Unit	
P _D	Total Power Dissipation @ T _C = 25°C			225	W	
$R_{\theta JC}$	Junction to Case Thermal Resistance			0.56	56 °C/W	
$R_{\theta CS}$	Case to Sink Thermal Resistance, Flat, Greased Surface		0.11			
T _J ,T _{STG}	Operating and Storage Junction Temperature Range	-55		150	- °C	
T _L	Soldering Temperature for 10 Seconds (1.6mm from case)			300		
W _T	Package Weight		0.07		OZ	
			1.2		g	
Torque	Mounting Torque (TO-220 Package), 4-40 or M3 screw			10	in∙lbf	
				1.1	N⋅m	

T_J = 25°C unless otherwise specified **Static Characteristics**

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
V _{BR(DSS)}	Drain-Source Breakdown Voltage	$V_{GS} = 0V,$	1000			V	
$\Delta V_{BR(DSS)}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	Reference to 25		1.15		V/°C	
R _{DS(on)}	Drain-Source On Resistance®	$V_{GS} = 10V, I_D = 3A$			2.05	2.50	Ω
V _{GS(th)}	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 0.5mA$		3	4	5	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Threshold Voltage Temperature Coefficient				-10		mV/°C
	Zana Oaka Walka wa Durin Ouwani	V _{DS} = 1000V	T _J = 25°C			100	
DSS	Zero Gate Voltage Drain Current	V _{GS} = 0V	T _J = 125°C			500	μΑ
I _{GSS}	Gate-Source Leakage Current	V _{GS} = ±30V				±100	nA

Dvnamic Characteristics

T_{.1} = 25°C unless otherwise specified

APT6M100K


Symbol	Parameter	Test Conditions	Тур	Max	Unit	
9 _{fs}	Forward Transconductance	$V_{DS} = 50V, I_{D} = 3A$		5.6		S
C _{iss}	Input Capacitance)/ 0)/)/ 05\/		1410		
C _{rss}	Reverse Transfer Capacitance	$V_{GS} = 0V, V_{DS} = 25V$ f = 1MHz		19		
C _{oss}	Output Capacitance	7 - 111112		120		
$C_{o(cr)}$ $\textcircled{4}$	Effective Output Capacitance, Charge Related	V 0V V 0V 00TV		48		pF
C _{o(er)} ⑤	Effective Output Capacitance, Energy Related	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 667V$		25		
Q_g	Total Gate Charge			43		
Q_{gs}	Gate-Source Charge	$V_{GS} = 0 \text{ to } 10V, I_{D} = 3A,$ $V_{DS} = 500V$		8		nC
Q_{gd}	Gate-Drain Charge	V _{DS} = 500V		21		
t _{d(on)}	Turn-On Delay Time	Resistive Switching		6.4		
t _r	Current Rise Time	V _{DD} = 667V, I _D = 3A		5.8		no
t _{d(off)}	Turn-Off Delay Time	$R_{G} = 10\Omega^{\textcircled{6}}, V_{GG} = 15V$		22		ns
t _f	Current Fall Time	1		5.4		


Source-Drain Diode Characteristics


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
I _s	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n			6	. А
I _{SM}	Pulsed Source Current (Body Diode) ①	integral reverse p-n junction diode (body diode)			20	Α
V _{SD}	Diode Forward Voltage	$I_{SD} = 3A, T_{J} = 25^{\circ}C, V_{GS} = 0V$			1.3	V
t _{rr}	Reverse Recovery Time	I _{SD} = 3A, V _{DD} = 100V ^③		1025		ns
Q _{rr}	Reverse Recovery Charge	$di_{SD}/dt = 100A/\mu s$, $T_J = 25^{\circ}C$		17		μC
dv/dt	Peak Recovery dv/dt	$I_{SD} \le 3A$, di/dt $\le 1000A/\mu s$, $V_{DD} = 667V$, $T_{J} = 125^{\circ}C$			10	V/ns

- (1) Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.
- ② Starting at $T_J = 25$ °C, L = 68.89mH, $R_G = 25\Omega$, $I_{AS} = 3A$.
- ③ Pulse test: Pulse Width < 380μs, duty cycle < 2%.
- $\begin{array}{l} \textcircled{4} \quad \textbf{C}_{o(cr)} \text{ is defined as a fixed capacitance with the same stored charge as } \textbf{C}_{OSS} \text{ with } \textbf{V}_{DS} = 67\% \text{ of } \textbf{V}_{(BR)DSS}. \\ \textcircled{5} \quad \textbf{C}_{o(er)} \text{ is defined as a fixed capacitance with the same stored energy as } \textbf{C}_{OSS} \text{ with } \textbf{V}_{DS} = 67\% \text{ of } \textbf{V}_{(BR)DSS}. \\ \textbf{To calculate } \textbf{C}_{o(er)} \text{ for any value of } \textbf{V}_{DS} \text{ less than } \textbf{V}_{(BR)DSS}, \text{ use this equation: } \textbf{C}_{o(er)} = -4.09\text{E-8/V}_{DS} ^2 + 7.21\text{E-9/V}_{DS} + 1.40\text{E-11}. \\ \end{array}$
- 6 R_G is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

Microsemi reserves the right to change, without notice, the specifications and information contained herein.










Figure 11. Maximum Effective Transient Thermal Impedance Junction-to-Case vs Pulse Duration

TO-220 (K) Package Outline (a) 100% Sn Plated 0.404 [10.26] 0.393 [9.98] Drain - 0.186 [4.72] - 0.174 [4.42] 0.114 2.59 0.058 [1.47] ø0.153 [ø3.89] 0 0.508 [12.90] 0.492 [12.50] 0.362 [9.19] 0.354 [8.99] 0.154 [3.91] 0.110 0.099 [2.79] -0.057 [1.45] 0.531 [13.49] 0.515 [13.08] Gate Drain Source -|- 0.018 [0.46] 0.100 [2.54]TYP 0.034 [0.86] 0.204 [5.18] -

Dimensions in Inches and (Millimeters)