

DDR2 SDRAM UDIMM


MT18HTF6472AY – 512MB
MT18HTF12872AY – 1GB
MT18HTF25672AY – 2GB
MT18HTF51272AY – 4GB

Features

- 240-pin, unbuffered dual in-line memory module
- Fast data transfer rates: PC2-6400, PC2-5300, PC2-4200, or PC2-3200
- 512MB (64 Meg x 72), 1GB (128 Meg x 72), 2GB (256 Meg x 72), 4GB (512 Meg x 72)
- $V_{DD} = V_{DDQ} 1.8V$
- $V_{DDSPD} = 1.7-3.6V$
- JEDEC-standard 1.8V I/O (SSTL_18-compatible)
- Differential data strobe (DQS, DQS#) option
- 4n-bit prefetch architecture
- Multiple internal device banks for concurrent operation
- Programmable CAS latency (CL)
- Posted CAS additive latency (AL)
- WRITE latency = READ latency - 1 tCK
- Programmable burst lengths (BL): 4 or 8
- Adjustable data-output drive strength
- 64ms, 8192-cycle refresh
- On-die termination (ODT)
- Serial presence detect (SPD) with EEPROM
- Gold edge contacts
- Dual rank

Figure 1: 240-Pin UDIMM (MO-237 R/C G or RC/ B)

Module Height: 30mm (1.181in.)



Options

- Operating temperature
 - Commercial ($0^{\circ}C \leq T_A \leq +70^{\circ}C$)
 - Industrial ($-40^{\circ}C \leq T_A \leq +85^{\circ}C$)¹
- Package
 - 240-pin DIMM (lead-free)
- Frequency/CL²
 - 2.5ns @ CL = 5 (DDR2-800)³
 - 2.5ns @ CL = 6 (DDR2-800)³
 - 3ns @ CL = 5 (DDR2-667)
 - 3.75ns @ CL = 4 (DDR2-533)
 - 5.0ns @ CL = 3 (DDR2-400)

Marking

None
I
Y
-80E
-800
-667
-53E
-40E

- Notes:
1. Contact Micron for industrial temperature module offerings.
 2. CL = CAS (READ) latency.
 3. Not available only in 512MB module density.

Table 1: Key Timing Parameters

Speed Grade	Industry Nomenclature	Data Rate (MT/s)				t _{RCD} (ns)	t _{RP} (ns)	t _{RC} (ns)
		CL = 6	CL = 5	CL = 4	CL = 3			
-80E	PC2-6400	800	800	533	400	12.5	12.5	55
-800	PC2-6400	800	667	533	400	15	15	55
-667	PC2-5300	–	667	553	400	15	15	55
-53E	PC2-4200	–	–	553	400	15	15	55
-40E	PC2-3200	–	–	400	400	15	15	55



512MB, 1GB, 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM UDIMM Features

Table 2: Addressing

Parameter	512MB	1GB	2GB	4GB
Refresh count	8K	8K	8K	8K
Row address	8K A[12:0]	16K A[13:0]	16K A[13:0]	32K A[14:0]
Device bank address	4 BA[1:0]	4 BA[1:0]	8 BA[2:0]	8 BA[2:0]
Device configuration	256Mb (32 Meg x 8)	512Mb (64 Meg x 8)	1Gb (128 Meg x 8)	2Gb (256 Meg x 8)
Column address	1K A[9:0]	1K A[9:0]	1K A[9:0]	1K A[9:0]
Module rank address	2 S#[1:0]	2 S#[1:0]	2 S#[1:0]	2 S#[1:0]

Table 3: Part Numbers and Timing Parameters – 512MB Modules

Base device: MT47H32M82,² 256Mb DDR2 SDRAM

Part Number ³	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT18HTF6472A(I)Y-667__	512MB	64 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5
MT18HTF6472A(I)Y-53E__	512MB	64 Meg x 72	4.3 GB/s	3.75ns/533 MT/s	4-4-4
MT18HTF6472A(I)Y-40E__	512MB	64 Meg x 72	3.2 GB/s	5.0ns/400 MT/s	3-3-3

Table 4: Part Numbers and Timing Parameters – 1GB Modules

Base device: MT47H64M8,² 512Mb DDR2 SDRAM

Part Number ³	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT18HTF12872A(I)Y-80E__	1GB	128 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT16HTF12872A(I)Y-800__	1GB	128 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT16HTF12872A(I)Y-667__	1GB	128 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5
MT16HTF12872A(I)Y-56E__	1GB	128 Meg x 72	4.3 GB/s	3.75ns/533 MT/s	4-4-4
MT16HTF12872A(I)Y-40E__	1GB	128 Meg x 72	3.2 GB/s	5.0ns/400 MT/s	3-3-3

Table 5: Part Numbers and Timing Parameters – 2GB Modules

Base device: MT47H128M82,² 1Gb DDR2 SDRAM

Part Number ³	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT16HTF25672A(I)Y-80E__	2GB	256 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT16HTF25672A(I)Y-800__	2GB	256 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT16HTF25672A(I)Y-667__	2GB	256 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5
MT16HTF25672A(I)Y-53E__	2GB	256 Meg x 72	4.3 GB/s	3.75ns/533 MT/s	4-4-4
MT16HTF25672A(I)Y-40E__	2GB	256 Meg x 72	3.2 GB/s	5.0ns/400 MT/s	3-3-3



512MB, 1GB, 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM UDIMM Features

Table 6: Part Numbers and Timing Parameters – 4GB Modules¹

Base device: MT47H256M82,² 2Gb DDR2 SDRAM

Part Number ³	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT16HTF51272A(I)Y-667__	4GB	512 Meg x 64	5.3 GB/s	3.0ns/667 MT/s	5-5-5
MT16HTF51272A(I)Y-53E__	4GB	512 Meg x 64	4.3 GB/s	3.75ns/533 MT/s	6-6-6
MT16HTF51272A(I)Y-667__	4GB	512 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5
MT16HTF51272A(I)Y-53E__	4GB	512 Meg x 72	4.3 GB/s	3.75ns/533 MT/s	4-4-4
MT16HTF51272A(I)Y-40E__	4GB	512 Meg x 72	3.2 GB/s	5.0ns/400 MT/s	3-3-3

- Notes:
1. Contact factory for availability.
 2. The data sheet for the base device can be found on Micron's Web site.
 3. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT18HTF12872AY-667D4.



512MB, 1GB, 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM UDIMM Pin Assignments

Pin Assignments

Table 7: Pin Assignments

240-Pin UDIMM Front								240-Pin UDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{REF}	31	DQ19	61	A4	91	V _{SS}	121	V _{SS}	151	V _{SS}	181	V _{DDQ}	211	DM5
2	V _{SS}	32	V _{SS}	62	V _{DDQ}	92	DQS5#	122	DQ4	152	DQ28	182	A3	212	NC
3	DQ0	33	DQ24	63	A2	93	DQS5	123	DQ5	153	DQ29	183	A1	213	V _{SS}
4	DQ1	34	DQ25	64	V _{DD}	94	V _{SS}	124	V _{SS}	154	V _{SS}	184	V _{DD}	214	DQ46
5	V _{SS}	35	V _{SS}	65	V _{SS}	95	DQ42	125	DM0	155	DM3	185	CK0	215	DQ47
6	DQS0#	36	DQS3#	66	V _{SS}	96	DQ43	126	NC	156	NC	186	CK0#	216	V _{SS}
7	DQS0	37	DQS3	67	V _{DD}	97	V _{SS}	127	V _{SS}	157	V _{SS}	187	V _{DD}	217	DQ52
8	V _{SS}	38	V _{SS}	68	NC	98	DQ48	128	DQ6	158	DQ30	188	A0	218	DQ53
9	DQ2	39	DQ26	69	V _{DD}	99	DQ49	129	DQ7	159	DQ31	189	V _{DD}	219	V _{SS}
10	DQ3	40	DQ27	70	A10	100	V _{SS}	130	V _{SS}	160	V _{SS}	190	BA1	220	CK2
11	V _{SS}	41	V _{SS}	71	BA0	101	SA2	131	DQ12	161	NC	191	V _{DDQ}	221	CK2#
12	DQ8	42	NC	72	V _{DDQ}	102	NC	132	DQ13	162	NC	192	RAS#	222	V _{SS}
13	DQ9	43	NC	73	WE#	103	V _{SS}	133	V _{SS}	163	V _{SS}	193	S0#	223	DM6
14	V _{SS}	44	V _{SS}	74	CAS#	104	DQS6#	134	DM1	164	NC	194	V _{DDQ}	224	NC
15	DQS1#	45	NC	75	V _{DDQ}	105	DQS6	135	NC	165	NC	195	ODT0	225	V _{SS}
16	DQS1	46	NC	76	S1#	106	V _{SS}	136	V _{SS}	166	V _{SS}	196	NC/A13 ³	226	DQ54
17	V _{SS}	47	V _{SS}	77	ODT1	107	DQ50	137	CK1	167	NC	197	V _{DD}	227	DQ55
18	NC	48	NC	78	V _{DDQ}	108	DQ51	138	CK1#	168	NC	198	V _{SS}	228	V _{SS}
19	NC	49	NC	79	V _{SS}	109	V _{SS}	139	V _{SS}	169	V _{SS}	199	DQ36	229	DQ60
20	V _{SS}	50	V _{SS}	80	DQ32	110	DQ56	140	DQ14	170	V _{DDQ}	200	DQ37	230	DQ61
21	DQ10	51	V _{DDQ}	81	DQ33	111	DQ57	141	DQ15	171	CKE1	201	V _{SS}	231	V _{SS}
22	DQ11	52	CKE0	82	V _{SS}	112	V _{SS}	142	V _{SS}	172	V _{DD}	202	DM4	232	DM7
23	V _{SS}	53	V _{DD}	83	DQS4#	113	DQS7#	143	DQ20	173	NC	203	NC	233	NC
24	DQ16	54	NC/BA2 ¹	84	DQS4	114	DQS7	144	DQ21	174	NC/A14 ²	204	V _{SS}	234	V _{SS}
25	DQ17	55	NC	85	V _{SS}	115	V _{SS}	145	V _{SS}	175	V _{DDQ}	205	DQ38	235	DQ62
26	V _{SS}	56	V _{DDQ}	86	DQ34	116	DQ58	146	DM2	176	A12	206	DQ39	236	DQ63
27	DQS2#	57	A11	87	DQ35	117	DQ59	147	NC	177	A9	207	V _{SS}	237	V _{SS}
28	DQS2	58	A7	88	V _{SS}	118	V _{SS}	148	V _{SS}	178	V _{DD}	208	DQ44	238	V _{DDSPD}
29	V _{SS}	59	V _{DD}	89	DQ40	119	SDA	149	DQ22	179	A8	209	DQ45	239	SA0
30	DQ18	60	A5	90	DQ41	120	SCL	150	DQ23	180	A6	210	V _{SS}	240	SA1

- Notes:
1. Pin 54 is NC for 512MB and 1GB, or BA2 for 2GB and 4GB.
 2. Pin 174 is NC for 512MB, 1GB, and 2GB, or A14 for 4GB.
 3. Pin 196 is NC for 512MB, or A13 for 1GB, 2GB, and 4GB.

Pin Descriptions

The pin description table below is a comprehensive list of all possible pins for all DDR2 modules. All pins listed may not be supported on this module. See Pin Assignments for information specific to this module.

Table 8: Pin Descriptions

Symbol	Type	Description
Ax	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information.
BAx	Input	Bank address inputs: Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, and MR3) is loaded during the LOAD MODE command.
CKx, CK#x	Input	Clock: Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx	Input	Clock enable: Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DDR2 SDRAM.
DMx,	Input	Data mask (x8 devices only): DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the DQ and DQS pins.
ODTx	Input	On-die termination: Enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR2 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input will be ignored if disabled via the LOAD MODE command.
Par_In	Input	Parity input: Parity bit for Ax, RAS#, CAS#, and WE#.
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
RESET#	Input	Reset: Asynchronously forces all registered outputs LOW when RESET# is LOW. This signal can be used during power-up to ensure that CKE is LOW and DQ are High-Z.
S#x	Input	Chip select: Enables (registered LOW) and disables (registered HIGH) the command decoder.
SAx	Input	Serial address inputs: Used to configure the SPD EEPROM address range on the I ² C bus.
SCL	Input	Serial clock for SPD EEPROM: Used to synchronize communication to and from the SPD EEPROM on the I ² C bus.
CBx	I/O	Check bits. Used for system error detection and correction.
DQx	I/O	Data input/output: Bidirectional data bus.
DQSx, DQS#x	I/O	Data strobe: Travels with the DQ and is used to capture DQ at the DRAM or the controller. Output with read data; input with write data for source synchronous operation. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.



Table 8: Pin Descriptions (Continued)


Symbol	Type	Description
SDA	I/O	Serial data: Used to transfer addresses and data into and out of the SPD EEPROM on the I ² C bus.
RDQSx, RDQS#x	Output	Redundant data strobe (x8 devices only): RDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, RDQS becomes data mask (see DMx). RDQS# is only used when RDQS is enabled and differential data strobe mode is enabled.
Err_Out#	Output (open drain)	Parity error output: Parity error found on the command and address bus.
V _{DD} /V _{DDQ}	Supply	Power supply: 1.8V ±0.1V. The component V _{DD} and V _{DDQ} are connected to the module V _{DD} .
V _{DDSPD}	Supply	SPD EEPROM power supply: 1.7–3.6V.
V _{REF}	Supply	Reference voltage: V _{DD} /2.
V _{SS}	Supply	Ground.
NC	–	No connect: These pins are not connected on the module.
NF	–	No function: These pins are connected within the module, but provide no functionality.
NU	–	Not used: These pins are not used in specific module configurations/operations.
RFU	–	Reserved for future use.



512MB, 1GB, 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM UDIMM Functional Block Diagram

Functional Block Diagram

Figure 2: Functional Block Diagram



General Description

DDR2 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 4 or 8-bank DDR2 SDRAM devices. DDR2 SDRAM modules use DDR architecture to achieve high-speed operation. DDR2 architecture is essentially a $4n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR2 SDRAM module effectively consists of a single $4n$ -bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR2 modules use two sets of differential signals: DQS, DQS# to capture data and CK and CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals. A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM device during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR2 SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Serial Presence-Detect EEPROM Operation

DDR2 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I²C bus using the DIMM's SCL (clock) SDA (data), and SA (address) pins. Write protect (WP) is connected to V_{SS}, permanently disabling hardware write protection.



Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in the device data sheet are not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 9: Absolute Maximum Ratings

Symbol	Parameter		Min	Max	Units
V_{DD}/V_{DDQ}	V_{DD}/V_{DDQ} supply voltage relative to V_{SS}		-0.5	2.3	V
V_{IN}, V_{OUT}	Voltage on any pin relative to V_{SS}		-0.5	2.3	V
I_I	Input leakage current; Any input $0V \leq V_{IN} \leq V_{DD}$; V_{REF} input $0V \leq V_{IN} \leq 0.95V$; (All other pins not under test = 0V)	Address inputs, RAS#, CAS#, WE#, BA	-90	90	μA
		S#, CKE, ODT	-45	45	
		CK, CK#	-30	30	
		DM	-10	10	
I_{OZ}	Output leakage current; $0V \leq V_{OUT}$; DQ and ODT are disabled	DQ, DQS, DQS#	-10	10	μA
I_{VREF}	V_{REF} leakage current; V_{REF} = valid V_{REF} level		-36	36	μA
T_C^1	DDR2 SDRAM component operating temperature ²	Commercial	0	85	$^{\circ}C$
		Industrial	-40	95	$^{\circ}C$
T_A	Module ambient operating temperature	Commercial	0	70	$^{\circ}C$
		Industrial	-40	85	$^{\circ}C$

- Notes: 1. The refresh rate is required to double when T_C exceeds $85^{\circ}C$.
2. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.



DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR2 component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades.

Table 10: Module and Component Speed Grades

DDR2 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-1GA	-187E
-80E	-25E
-800	-25
-667	-3
-53E	-37E
-40E	-5E

Design Considerations

Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.

I_{DD} Specifications

Table 11: DDR2 I_{DD} Specifications and Conditions – 512MB

Values shown for MT47H32M8 DDR2 SDRAM only and are computed from values specified in the 256Mb (32 Meg x 8) component data sheet

Parameter	Symbol	-667	-53E	-40E	Units
Operating one bank active-precharge current: $t_{CK} = t_{CK} (I_{DD})$, $t_{RC} = t_{RC} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MIN} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD0}^1	855	765	720	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RC} = t_{RC} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MIN} (I_{DD})$, $t_{RCD} = t_{RCD} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as I_{DD4W}	I_{DD1}^1	945	855	810	mA
Precharge power-down current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD2P}^2	90	90	90	mA
Precharge quiet standby current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD2Q}^2	720	630	450	mA
Precharge standby current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD2N}^2	720	630	540	mA
Active power-down current: All device banks open; $t_{CK} = t_{CK} (I_{DD})$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD3P}^2	540	450	360	mA
		108	108	108	
Active standby current: All device banks open; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD3N}^2	900	720	540	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD4W}^1	1755	1485	1170	mA
Operating burst read current: All device banks open; Continuous burst read, $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD4R}^1	1665	1395	1080	mA
Burst refresh current: $t_{CK} = t_{CK} (I_{DD})$; REFRESH command at every $t_{RFC} (I_{DD})$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD5}^2	3240	3060	2970	mA
Self refresh current: CK and CK# at 0V; CKE $\leq 0.2\text{V}$; Other control and address bus inputs are floating; Data bus inputs are floating	I_{DD6}^2	90	90	90	mA



Table 11: DDR2 I_{DD} Specifications and Conditions – 512MB (Continued)

Values shown for MT47H32M8 DDR2 SDRAM only and are computed from values specified in the 256Mb (32 Meg x 8) component data sheet

Parameter	Symbol	-667	-53E	-40E	Units
Operating bank interleave read current: All device banks interleaving reads; I _{OUT} = 0mA; BL = 4, CL = CL (I _{DD}), AL = t _{RCD} (I _{DD}) - 1 × t _{CK} (I _{DD}); t _{CK} = t _{CK} (I _{DD}), t _{RC} = t _{RC} (I _{DD}), t _{RRD} = t _{RRD} (I _{DD}), t _{RCD} = t _{RCD} (I _{DD}); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching	I _{DD7} ¹	2295	2205	2115	mA

- Notes:
1. Value calculated as one module rank in this operating condition; all other module ranks in I_{DD2P} (CKE LOW) mode.
 2. Value calculated reflects all module ranks in this operating condition.



512MB, 1GB, 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM UDIMM I_{DD} Specifications

Table 12: DDR2 I_{DD} Specifications and Conditions – 1GB

Values shown for MT47H64M8 DDR2 SDRAM only and are computed from values specified in the 512Mb (64 Meg x 8) component data sheet

Parameter	Symbol	-80E/ -800	-667	-53E	-40E	Units
Operating one bank active-precharge current: $t_{CK} = t_{CK} (I_{DD})$, $t_{RC} = t_{RC} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MIN} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD0}^1	963	873	783	783	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RC} = t_{RC} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MIN} (I_{DD})$, $t_{RCD} = t_{RCD} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as I_{DD4W}	I_{DD1}^1	1098	1008	918	873	mA
Precharge power-down current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD2P}^2	126	126	126	126	mA
Precharge quiet standby current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD2Q}^2	900	810	720	630	mA
Precharge standby current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD2N}^2	990	900	810	720	mA
Active power-down current: All device banks open; $t_{CK} = t_{CK} (I_{DD})$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD3P}^2	720	630	540	450	mA
		216	216	216	216	
Active standby current: All device banks open; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD3N}^2	1260	1170	990	810	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD4W}^1	1818	1593	1323	1098	mA
Operating burst read current: All device banks open; Continuous burst read, $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD4R}^1	1908	1683	1368	1098	mA
Burst refresh current: $t_{CK} = t_{CK} (I_{DD})$; REFRESH command at every $t_{RFC} (I_{DD})$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD5}^2	4140	3240	3060	2970	mA
Self refresh current: CK and CK# at 0V; CKE $\leq 0.2\text{V}$; Other control and address bus inputs are floating; Data bus inputs are floating	I_{DD6}^2	126	126	126	126	mA



Table 12: DDR2 I_{DD} Specifications and Conditions – 1GB (Continued)

Values shown for MT47H64M8 DDR2 SDRAM only and are computed from values specified in the 512Mb (64 Meg x 8) component data sheet

Parameter	Symbol	-80E/ -800	-667	-53E	-40E	Units
Operating bank interleave read current: All device banks interleaving reads; I _{OUT} = 0mA; BL = 4, CL = CL (I _{DD}), AL = t _{RCD} (I _{DD}) - 1 × t _{CK} (I _{DD}); t _{CK} = t _{CK} (I _{DD}), t _{RC} = t _{RC} (I _{DD}), t _{RRD} = t _{RRD} (I _{DD}), t _{RCD} = t _{RCD} (I _{DD}); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselections; Data bus inputs are switching	I _{DD7} ¹	2763	2223	2088	2043	mA

- Notes:
1. Value calculated as one module rank in this operating condition; all other module ranks in I_{DD2P} (CKE LOW) mode.
 2. Value calculated reflects all module ranks in this operating condition.

Table 13: DDR2 I_{DD} Specifications and Conditions (Die Revision A) – 2GB

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

Parameter	Symbol	-80E/ -800	-667	-53E	-40E	Units
Operating one bank active-precharge current: $t_{CK} = t_{CK} (I_{DD})$, $t_{RC} = t_{RC} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MIN} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD0}^1	963	873	783	693	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RC} = t_{RC} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MIN} (I_{DD})$, $t_{RCD} = t_{RCD} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as I_{DD4W}	I_{DD1}^1	1053	963	918	873	mA
Precharge power-down current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD2P}^2	126	126	126	126	mA
Precharge quiet standby current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD2Q}^2	1170	990	738	630	mA
Precharge standby current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD2N}^2	1260	1080	810	720	mA
Active power-down current: All device banks open; $t_{CK} = t_{CK} (I_{DD})$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD3P}^2	810	720	630	630	mA
		252	252	252	252	
Active standby current: All device banks open; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD3N}^2	1350	1260	990	810	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD4W}^1	1728	1503	1233	1053	mA
Operating burst read current: All device banks open; Continuous burst read, $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD4R}^1	1773	1503	1368	1053	mA
Burst refresh current: $t_{CK} = t_{CK} (I_{DD})$; REFRESH command at every $t_{RFC} (I_{DD})$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD5}^2	5040	4680	4500	3960	mA
Self refresh current: CK and CK# at 0V; CKE $\leq 0.2\text{V}$; Other control and address bus inputs are floating; Data bus inputs are floating	I_{DD6}^2	126	126	126	126	mA

Table 13: DDR2 I_{DD} Specifications and Conditions (Die Revision A) – 2GB (Continued)

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

Parameter	Symbol	-80E/ -800	-667	-53E	-40E	Units
Operating bank interleave read current: All device banks interleaving reads; I _{OUT} = 0mA; BL = 4, CL = CL (I _{DD}), AL = t _{RCD} (I _{DD}) - 1 × t _{CK} (I _{DD}); t _{CK} = t _{CK} (I _{DD}), t _{RC} = t _{RC} (I _{DD}), t _{RRD} = t _{RRD} (I _{DD}), t _{RCD} = t _{RCD} (I _{DD}); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselections; Data bus inputs are switching	I _{DD7} ¹	3078	2763	2763	2403	mA

- Notes:
1. Value calculated as one module rank in this operating condition; all other module ranks in I_{DD2P} (CKE LOW) mode.
 2. Value calculated reflects all module ranks in this operating condition.



512MB, 1GB, 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM UDIMM I_{DD} Specifications

Table 14: DDR2 I_{DD} Specifications and Conditions (Die Revision E) – 2GB

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

Parameter	Symbol	-80E/ -800	-667	-53E	-40E	Units
Operating one bank active-precharge current: $t_{CK} = t_{CK} (I_{DD})$, $t_{RC} = t_{RC} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MIN} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD0}^1	873	828	693	693	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RC} = t_{RC} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MIN} (I_{DD})$, $t_{RCD} = t_{RCD} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as I_{DD4W}	I_{DD1}^1	1053	963	918	873	mA
Precharge power-down current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD2P}^2	126	126	126	126	mA
Precharge quiet standby current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD2Q}^2	900	720	720	630	mA
Precharge standby current: All device banks idle; $t_{CK} = t_{CK} (I_{DD})$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD2N}^2	900	720	720	630	mA
Active power-down current: All device banks open; $t_{CK} = t_{CK} (I_{DD})$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD3P}^2	720	540	540	540	mA
		180	180	180	180	
Active standby current: All device banks open; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD3N}^2	1080	990	810	720	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD4W}^1	1503	1278	1188	1008	mA
Operating burst read current: All device banks open; Continuous burst read, $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL (I_{DD}), AL = 0; $t_{CK} = t_{CK} (I_{DD})$, $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$, $t_{RP} = t_{RP} (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD4R}^1	1503	1278	1188	1008	mA
Burst refresh current: $t_{CK} = t_{CK} (I_{DD})$; REFRESH command at every $t_{RFC} (I_{DD})$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD5}^2	4230	3780	3780	3690	mA
Self refresh current: CK and CK# at 0V; CKE $\leq 0.2\text{V}$; Other control and address bus inputs are floating; Data bus inputs are floating	I_{DD6}^2	126	126	126	126	mA



Table 14: DDR2 I_{DD} Specifications and Conditions (Die Revision E) – 2GB (Continued)

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

Parameter	Symbol	-80E/ -800	-667	-53E	-40E	Units
Operating bank interleave read current: All device banks interleaving reads; I _{OUT} = 0mA; BL = 4, CL = CL (I _{DD}), AL = t _{RCD} (I _{DD}) - 1 × t _{CK} (I _{DD}); t _{CK} = t _{CK} (I _{DD}), t _{RC} = t _{RC} (I _{DD}), t _{RRD} = t _{RRD} (I _{DD}), t _{RCD} = t _{RCD} (I _{DD}); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselections; Data bus inputs are switching	I _{DD7} ¹	3078	2583	2493	2403	mA

- Notes:
1. Value calculated as one module rank in this operating condition; all other module ranks in I_{DD2P} (CKE LOW) mode.
 2. Value calculated reflects all module ranks in this operating condition.



Table 15: DDR2 I_{DD} Specifications and Conditions – 4GB

Values shown for MT47H256M8 DDR2 SDRAM only and are computed from values specified in the 2Gb (256 Meg x 8) component data sheet

Parameter	Symbol	-80E/ -800	-667	-53E	-40E	Units
Operating one bank active-precharge current: $t_{CK} = t_{CK}(I_{DD})$, $t_{RC} = t_{RC}(I_{DD})$, $t_{RAS} = t_{RAS\ MIN}(I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD0}^1	1125	990	900	900	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL(I_{DD}), AL = 0; $t_{CK} = t_{CK}(I_{DD})$, $t_{RC} = t_{RC}(I_{DD})$, $t_{RAS} = t_{RAS\ MIN}(I_{DD})$, $t_{RCD} = t_{RCD}(I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as I_{DD4W}	I_{DD1}^1	1575	1395	1035	1035	mA
Precharge power-down current: All device banks idle; $t_{CK} = t_{CK}(I_{DD})$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD2P}^2	180	180	180	180	mA
Precharge quiet standby current: All device banks idle; $t_{CK} = t_{CK}(I_{DD})$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD2Q}^2	1170	990	810	720	mA
Precharge standby current: All device banks idle; $t_{CK} = t_{CK}(I_{DD})$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD2N}^2	1260	1080	900	810	mA
Active power-down current: All device banks open; $t_{CK} = t_{CK}(I_{DD})$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I_{DD3P}^2	810	720	630	540	mA
		252	252	252	252	
Active standby current: All device banks open; $t_{CK} = t_{CK}(I_{DD})$, $t_{RAS} = t_{RAS\ MAX}(I_{DD})$, $t_{RP} = t_{RP}(I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD3N}^2	1170	990	810	720	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL(I_{DD}), AL = 0; $t_{CK} = t_{CK}(I_{DD})$, $t_{RAS} = t_{RAS\ MAX}(I_{DD})$, $t_{RP} = t_{RP}(I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD4W}^1	1710	1440	1260	1215	mA
Operating burst read current: All device banks open; Continuous burst read, $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL(I_{DD}), AL = 0; $t_{CK} = t_{CK}(I_{DD})$, $t_{RAS} = t_{RAS\ MAX}(I_{DD})$, $t_{RP} = t_{RP}(I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I_{DD4R}^1	1800	1620	1440	1350	mA
Burst refresh current: $t_{CK} = t_{CK}(I_{DD})$; REFRESH command at every $t_{RFC}(I_{DD})$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I_{DD5}^2	5400	5040	4680	4500	mA
Self refresh current: CK and CK# at 0V; CKE $\leq 0.2\text{V}$; Other control and address bus inputs are floating; Data bus inputs are floating	I_{DD6}^2	180	180	180	180	mA



Table 15: DDR2 I_{DD} Specifications and Conditions – 4GB (Continued)

Values shown for MT47H256M8 DDR2 SDRAM only and are computed from values specified in the 2Gb (256 Meg x 8) component data sheet

Parameter	Symbol	-80E/ -800	-667	-53E	-40E	Units
Operating bank interleave read current: All device banks interleaving reads; I _{OUT} = 0mA; BL = 4, CL = CL (I _{DD}), AL = t _{RCD} (I _{DD}) - 1 × t _{CK} (I _{DD}); t _{CK} = t _{CK} (I _{DD}), t _{RC} = t _{RC} (I _{DD}), t _{RRD} = t _{RRD} (I _{DD}), t _{RCD} = t _{RCD} (I _{DD}); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselections; Data bus inputs are switching	I _{DD7} ¹	3600	3150	2745	2745	mA

- Notes:
1. Value calculated as one module rank in this operating condition; all other module ranks in I_{DD2P} (CKE LOW) mode.
 2. Value calculated reflects all module ranks in this operating condition.



Serial Presence-Detect

For the latest SPD data, refer to Micron's SPD page: www.micron.com/SPD.

Table 16: SPD EEPROM Operating Conditions

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V_{DDSPD}	1.7	3.6	V
Input high voltage: logic 1; All inputs	V_{IH}	$V_{DDSPD} \times 0.7$	$V_{DDSPD} + 0.5$	V
Input low voltage: logic 0; All inputs	V_{IL}	-0.6	$V_{DDSPD} \times 0.3$	V
Output low voltage: $I_{OUT} = 3mA$	V_{OL}	-	0.4	V
Input leakage current: $V_{IN} = GND$ to V_{DD}	I_{LI}	0.1	3	μA
Output leakage current: $V_{OUT} = GND$ to V_{DD}	I_{LO}	0.05	3	μA
Standby current	I_{SB}	1.6	4	μA
Power supply current, READ: SCL clock frequency = 100 kHz	I_{CCR}	0.4	1	mA
Power supply current, WRITE: SCL clock frequency = 100 kHz	I_{CCW}	2	3	mA


Table 17: SPD EEPROM AC Operating Conditions

Parameter/Condition	Symbol	Min	Max	Units	Notes
SCL LOW to SDA data-out valid	t_{AA}	0.2	0.9	μs	1
Time bus must be free before a new transition can start	t_{BUF}	1.3	-	μs	
Data-out hold time	t_{DH}	200	-	ns	
SDA and SCL fall time	t_F	-	300	ns	2
SDA and SCL rise time	t_R	-	300	ns	2
Data-in hold time	$t_{HD:DAT}$	0	-	μs	
Start condition hold time	$t_{HD:STA}$	0.6	-	μs	
Clock HIGH period	t_{HIGH}	0.6	-	μs	
Noise suppression time constant at SCL, SDA inputs	t_I	-	50	μs	
Clock LOW period	t_{LOW}	1.3	-	μs	
SCL clock frequency	t_{SCL}	-	400	kHz	
Data-in setup time	$t_{SU:DAT}$	100	-	ns	
Start condition setup time	$t_{SU:STA}$	0.6	-	μs	3
Stop condition setup time	$t_{SU:STO}$	0.6	-	μs	
WRITE cycle time	t_{WRC}	-	10	ms	4

- Notes:
1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
 2. This parameter is sampled.
 3. For a restart condition or following a WRITE cycle.
 4. The SPD EEPROM WRITE cycle time (t_{WRC}) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistance, and the EEPROM does not respond to its slave address.

Module Dimensions

Figure 3: 240-Pin DDR2 UDIMM



- Notes:
1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
 2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for additional design dimensions.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
www.micron.com/productsupport Customer Comment Line: 800-932-4992
 Micron and the Micron logo are trademarks of Micron Technology, Inc.
 All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.