
3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER

ECL Pro™ SY100EP56V FINAL

FEATURES

- Dual, fully differential 2:1 PECL/ECL multiplexer
- Guaranteed AC parameters over temperature/ voltage:
 - > 3GHz f_{MAX} (toggle)
 - < 100ps within device skew
 - < 230ps rise/fall times
 - < 500ps propagation delay
- Flexible power supply: 3.0V to 5.5V
- Wide operating temperature range: -40°C to +85°C
- V_{BB} reference for AC-coupled and single-ended applications
- Both channels have independent input select or common select control
- 100k PECL/ECL compatible logic
- Available in 20-pin TSSOP package

PIN CONFIGURATION/BLOCK DIAGRAM



20-pin TSSOP Package



ECL Pro™

DESCRIPTION

The SY100EP56V is a high-speed, low-skew, fully differential Dual PECL/ECL 2:1 multiplexer. This device is a pin-for-pin, plug-in replacement to the MC10/100EP56DT. Two separate 2:1 multiplexers (Channel 0 and Channel 1) with dedicated select control pins (SEL0 and SEL1) are implemented in a 20-pin TSSOP package. The signal-path inputs (D0a, D0b and D1a, D1b) accept differential signals as low as 150mV pk-pk. For applications that require common select control for both channels A & B, a common select pin (COM_SEL) is available. All I/O pins are 100k PECL/ECL logic compatible.

AC-performance is guaranteed over the industrial -40° C to +85°C temperature range and 3.0V to 5.5V supply voltage range. This device will operate in PECL/LVPECL or ECL/LVECL mode. The 500ps max (400 typ) propagation delay is matched for all signal and logic select paths: D-to-Q_{OUT}, SEL-to-Q_{OUT}, and COM_SEL-to-Q_{OUT}. Two V_{BB} output reference pins (approx equal to V_{CC} –1.4V) are available for AC–coupled or single-ended applications.

The SY100EP56V is part of Micrel's high-speed, Precision Edge timing and distribution family. For applications that require a different I/O combination, consult the Micrel website at *www.micrel.com*, and choose from a comprehensive product line of high-speed, low skew fanout buffers, translators, and clock dividers.

CROSS REFERENCE TABLE

Micrel Semiconductor	ON Semiconductor
SY100EP56VK4I	MC100EP56DT
SY100EP56VK4ITR	MC100EP56DTR2

PIN DESCRIPTION

Pin	Pin Number	Function
D0a, /D0a D0b, /D0b	1, 2, 4, 5	Channel 0 PECL/ECL differential signal inputs. Multiplexing of these two differential inputs is controlled by SEL0, or COM_SEL. The signal inputs include internal $75k\Omega$ pull-down resistors. Default condition is LOW when left floating. The input signal should be terminated externally. See " $Termination$ " section
D1a, /D1a D1b, /D1b	6, 7 9, 10	Channel 1 PECL/ECL differential signal inputs. Multiplexing of these two differential inputs is controlled by SEL1, or COM_SEL. The signal inputs include internal $75k\Omega$ pull-down resistors. Default condition is a logic LOW when left floating. The input signal should be terminated externally. See " <i>Termination</i> " section
VBB0, VBB1	3, 8	Channel 0 and Channel 1 reference output voltage. This reference is typically used to bias the unused inverting input for single-ended input applications, or as the termination point for AC–coupled differential input applications. V_{BB} reference value is approximately V_{CC} –1.4V, and tracks V_{CC} 1:1. Maximum sink/source capability is 0.50mA. For single ended PECL inputs, connect to the unused input through a 50 Ω resistor. Decouple the V_{BB} pin with a 0.01 μ F capacitor. For PECL/LVPECL inputs, the decoupling capacitor is connected to V_{CC} , since PECL signals are referenced to V_{CC} . Leave floating if not used.
VEE	11	Negative Power Supply: For PECL/LVPECL applications, connect to GND.
/Q1, Q1	12, 13	Channel 1 100KEP PECL/ECL compatible differential output. PECL/ECL termination is with a 50Ω resistor to V_{CC} -2V. Unused output pairs may be left floating. Unused single-ended outputs must have a balanced load. For AC-coupled applications, the output stage emitter follower must have a DC current path to ground. See " <i>Termination</i> " section.
SEL1, SEL0	15, 17	100KEP PECL/ECL compatible Channel 1 and Channel 0 MUX select control. See "MUX Select Truth Table." Each pin includes an internal 75kΩ pull-down resistor. Default condition when left floating is LOW.
COM_SEL	16	100KEP PECL/ECL compatible Channel 1 and Channel 0 Common MUX select control. This is the common select control pin for both Channels 0 and 1. Includes an internal 75k Ω pull-down resistor. Default condition when left floating is LOW. Leave floating when not used.
/Q0, Q0	18, 19	Channel 0 100K EP PECL/ECL compatible differential output. PECL/ECL termination is with a 50Ω resistor to V_{CC} –2V. Unused output pairs may be left floating. Unused single-ended outputs must have a balanced load. For AC–coupled applications, the output stage emitter follower must have a DC current path to ground. See " <i>Termination</i> " section.
VCC	14, 20	Positive Power Supply: Both V_{CC} pins must be connected to the same power supply externally. Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors.

MUX SELECT TRUTH TABLE

SEL0	SEL1	COM_SEL	Q0, /Q0	Q1, /Q1
Х	Х	Н	а	а
L	L	L	b	b
L	Н	L	b	а
Н	Н	L	а	а
Н	L	L	а	b

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	9	Value	Unit
V _{CC} -V _{EE}	Power Supply Voltage		6.0	V
V _{IN}	Input Voltage ($V_{CC} = 0V$, V_{IN} not more Input Voltage ($V_{EE} = 0V$, V_{IN} not more		-6.0 to 0 +6.0 to 0	V V
I _{OUT}	Output Current	50 100	mA	
I _{BB}	V _{BB} Sink/Source Current ⁽²⁾	±0.5	mA	
T _A	Operating Temperature Range	-40 to +85	°C	
T _{store}	Storage Temperature Range		-65 to +150	°C
θ_{JA}	Package Thermal Resistance (Junction-to-Ambient)	-Still-Air (single-layer PCB) -Still-Air (multi-layer PCB) -500lfpm (multi-layer PCB)	115 75 65	°C/W
θ _{JC}	Package Thermal Resistance (Junction-to-Case)		21	°C/W

- Note 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.
- Note 2. Due to the limited drive capability, the V_{BB} reference should only be used for inputs from the same package device (i.e., do not use for other devices).

DC ELECTRICAL CHARACTERISTICS(1)

		$T_A = -40^{\circ}C$		T,	_A = +25°	С	T	_A = +85°	С			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V _{CC}	Power Supply Voltage										V	
	(PECL)	4.5	5.0	5.5	4.5	5.0	5.5	4.5	5.0	5.5		
	(LVPECL)	3.0	3.3	3.8	3.0	3.3	3.8	3.0	3.3	3.8		
	(ECL)	-5.5	-5.0	-4.5	-5.5	-5.0	-4.5	-5.5	-5.0	-4.5		
	(LVECL)	-3.8	-3.3	-3.0	-3.8	-3.3	-3.0	-3.8	-3.3	-3.0		
I _{EE}	Supply Current	l	50	65	l	50	65	_	50	65	mA	No Load
I _{IH}	Input HIGH Current	l	1	150	l	l	150	_		150	μΑ	$V_{IN} = V_{IH}$
I _{IL}	Input LOW Current											
	All Inputs	0.5		_	0.5	_	_	0.5	_	_	μΑ	$V_{IN} = V_{IL}$
C _{IN}	Input Capacitance (TSSOP)	_	_	_	_	1.0	_		_		pF	

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained.

(100KEP) LVPECL DC ELECTRICAL CHARACTERISTICS(1)

 $V_{CC} = 3.3V \pm 10\%, V_{FF} = 0V$

		Т	$T_A = -40^{\circ}C$		T	_A = +25°	C	$T_A = +85^{\circ}C$				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V _{IL}	Input LOW Voltage (Single-Ended)	1355	_	1675	1355	_	1675	1355	_	1675	mV	
V _{IH}	Input HIGH Voltage (Single-Ended)	2075	_	2420	2075	_	2420	2075	_	2420	mV	
V _{OL}	Outuput LOW Voltage	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV	50 Ω to V _{CC} –2V
V _{OH}	Output HIGH Voltage	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV	50 Ω to V _{CC} –2V
V_{BB}	Output Reference Voltage	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV	
V _{IHCMR}	Input HIGH Voltage ⁽²⁾ Common Mode Range	2.0	_	V _{CC}	2.0	_	V _{CC}	2.0	_	V _{CC}	V	

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output parameters are at V_{CC} = 3.3V. They vary 1:1 with V_{CC}.

Note 2. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

(100KEP) PECL DC ELECTRICAL CHARACTERISTICS⁽¹⁾

 $V_{CC} = 5.0V \pm 10\%, V_{FF} = 0V$

00	, <u>L</u> L											
		$T_A = -40^{\circ}C$		7	$T_A = +25^{\circ}C$			$T_A = +85^{\circ}C$				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V _{IL}	Input LOW Voltage (Single-Ended)	3055	_	3375	3055	_	3375	3055	_	3375	mV	
V _{IH}	Input HIGH Voltage (Single-Ended)	3775	_	4120	3775	_	4120	3775	_	4120	mV	
V_{OL}	Outuput LOW Voltage	3055	3180	3305	3055	3180	3305	3055	3180	3305	mV	50 Ω to V _{CC} –2V
V _{OH}	Output HIGH Voltage	3855	3980	4105	3855	3980	4105	3855	3980	4105	mV	50Ω to V _{CC} –2V
V _{BB}	Output Reference Voltage	3475	3575	3675	3475	3575	3675	3475	3575	3675	mV	
V _{IHCMR}	Input HIGH Voltage ⁽²⁾ Common Mode Range	2.0	_	V _{CC}	2.0	_	V _{CC}	2.0	_	V _{CC}	V	

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output parameters are at V_{CC} = 5.0V. They vary 1:1 with V_{CC}.

 $\textbf{Note 2.} \quad \text{The V}_{\text{IHCMR}} \text{ range is referenced to the most positive side of the differential input signal.}$

(100KEP) ECL/LVECL DC ELECTRICAL CHARACTERISTICS(1)

 $V_{CC} = 0V$, $V_{EE} = -5.5V$ to -3.0V

		T	$T_A = -40^{\circ}C$			Γ _A = +25	°C	Т	_A = +85°	С		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V _{IL}	Input LOW Voltage	-1945	_	-1625	-1945	_	-1625	-1945	_	-1625	mV	
V _{IH}	Input HIGH Voltage	-1225	_	-880	-1225	_	-880	-1225	_	-880	mV	
V _{OL}	Outuput LOW Voltage	-1945	-1820	-1695	-1945	-1820	-1695	-1945	-1820	-1695	mV	50 Ω to V _{CC} –2V
V _{OH}	Output HIGH Voltage	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV	50 Ω to V _{CC} –2V
V_{BB}	Output Reference Voltage	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV	
V _{IHCMR}	Input HIGH Voltage ⁽²⁾ Common Mode Range	V _{EE}	+2.0	0.0	V _{EE}	+2.0	0.0	V _{EE}	+2.0	0.0	V	

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained.

Note 2. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

AC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 0V$; $V_{EE} = -3.0V$ to -5.5V or $V_{CC} = 3.0V$ to 5.5V, $V_{EE} = 0V$

		T	_A = -40°	С	T	_A = +25°	C	T _.	_A = +85°	C		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
f _{MAX}	Max. Toggle Frequency ⁽¹⁾	3	_	_	3	_	_	3	_	_	GHz	
t _{PLH} t _{PHL}	Propagation Delay (Differential) D to Q, /Q SEL to Q, /Q COM_SEL to Q, /Q	230 250 250	290 300 350	450 450 450	230 250 250	290 320 360	470 470 470	230 250 250	300 330 400	500 500 500	ps ps ps	
t _{SKEW}	Within-Device Skew(2) Q, /Q	_	50	100	_	50	100	_	50	100	ps	
	Part-to-Part Skew ⁽²⁾	-	-	200		_	200	_	_	200	ps	
t _{JITTER}	Cycle-to-Cycle Jitter (rms)		0.2	< 1		0.2	< 1	_	0.2	< 1	ps _{rms}	
	Random Jitter					<1	_	_		_	ps _{rms}	Note 3
	Deterministic Jitter @1.25Gbps @2.5Gbps					<25 <50	_	_	_		ps _{pk-pk}	Note 4
V _{DIFF}	Input Voltage (Differential)	150	800	1200	150	800	1200	150	800	1200	mV	
t _{r,} t _f	Output Rise/Fall Time Q, /Q (20% to 80%)	_	120	170	_	130	180	_	150	230	ps	

Note 1. Measured with 750mV input signal, 50% duty cycle. Output swing \geq 400mV. All loading with a 50 Ω to V_{CC} -2.0V.

Note 2. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.

Note 3. RJ is measured with a K28.7 comma detect character pattern, measured at 1.25Gbps and 2.5Gbps.

Note 4. DJ is measured at 1.25Gbps and 2.5Gbps, with both K28.5 and 2^{23} –1 PRBS pattern.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range	Package Marking	
SY100EP56VK4C	K4-20-1	Commercial	XEP56V	
SY100EP56VK4CTR ⁽¹⁾	K4-20-1	Commercial	XEP56V	


Ordering Code	Package Type	Operating Range	Package Marking
SY100EP56VK4I ⁽²⁾	K4-20-1	Industrial	XEP56V
SY100EP56VK4ITR ^(1, 2)	K4-20-1	Industrial	XEP56V


Note 1. Tape and Reel.

Note 2. Recommended for new designs.


TYPICAL OPERATING CHARACTERISTICS

 V_{CC} = 3.3V, V_{EE} = GND, T_A = 25°C, unless otherwise stated.






500MHz Output




TIME (300ps/div.)

1.5GHz Output




TIME (100ps/div.)

2.5GHz Output



TIME (60ps/div.)

3.0GHz Output



TIME (55ps/div.)

TERMINATION RECOMMENDATIONS




Figure 1. Parallel Termination-Thevenin Equivalent

Note 1. For +5.0V systems: R1 = 82Ω , R2 = 130Ω .




Figure 2. Three-Resistor "Y-Termination"

- Note 1. Power-saving alternative to Thevenin termination.
- Note 2. Place termination resistors as close to destination inputs as possible.
- **Note 3.** R_b resistor sets the DC bias voltage, equal to V_t . For +3.3V systems $R_b = 46\Omega$ to 50Ω . For +5V systems, $R_b = 110\Omega$.






Figure 3. Terminating Unused I/O

- Note 1. Unused output (/Q) must be terminated to balance the output.
- Note 2. Micrel's differential I/O logic devices include a V_{BB} reference pin .
- **Note 3.** Connect unused input through 50Ω to V_{BB} . Bypass with a $0.01\mu F$ capacitor to V_{CC} , not GND, as PECL is referenced to V_{CC} .
- Note 4. For +2.5V systems: R1 = 250Ω , R2 = 62.5Ω .

20 LEAD TSSOP (K4-20-1)





NOTES:
1. DIMENSIONS ARE IN MM[INCHES],

2. CONTROLLING DIMENSION: MM.

DIMENSION DOES NOT INCLUDE MOLD FLASH OF

0,254[0,010] MAX,

THIS DIMENSION INCLUDES LEAD FINISH,

Rev. 01

MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.

Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2003 Micrel, Incorporated.