Features

- Fully Integrated Low IF Receiver
- Fully Integrated GFSK Modulator for 72, 144, 288, 576 and 1152 kBit/s
- High Sensitivity of Typically -93 dBm Due to Integrated LNA
- High Output Power of Typically +4 dBm
- Multi-channel Operation
 - 95 Channels
 - Support Frequency Hopping (ETSI) and Digital Modulation (FCC)
- Supply-voltage Range 2.9 V to 3.6 V (Unregulated)
- Auxiliary-voltage Regulator on Chip (3.2 V to 4.6 V)
- Low Current Consumption
- Few Low Cost External Components
- Integrated Ramp-signal Generator and Power Control for an Additional Power Amplifier
- Low Profile Lead-free Plastic Package QFN32 (5 \times 5 \times 0.9 mm)



- Hightech Multi-user Toys
- Wireless Game Controllers
- Telemetry
- Wireless Audio/Video
- Electronic Point of Sales
- Wireless Head Set
- FCC CFR47, Part 15, ETSI EN 300 328 and ARIB STD-T-66 Compliant Radio Links

Electrostatic sensitive device. Observe precautions for handling.



Description

The ATR2406 is a single chip RF-transceiver intended for applications in the 2.4 GHz ISM band. The QFN32 packaged IC is a complete transceiver including image rejection mixer, low IF filter, FM demodulator, RSSI, TX preamplifier, power-ramping generator for external power amplifier, integrated synthesizer, and a fully integrated VCO and TX filter. No mechanical adjustment is necessary in production.

The RF-transceiver offers a clock recovery function on-chip.





Low IF 2.4 GHz ISM Transceiver

ATR2406

Preliminary







Figure 1. Block Diagram



Pin Configuration

Figure 2. Pinning QFN32 - 5×5



ATR2406 [Preliminary] 2

Pin Description

Pin	Symbol	Function
1	PU_REG	Power-up input for auxiliary regulator
2	REF_CLK	Reference frequency input
3	RSSI	Received signal strength indicator output
4	VS_IFD	Digital supply voltage
5	VS_IFA	Analog supply voltage for IF circuits
6	RX-CLOCK	RX-CLOCK, if RX mode with clock recovery is active
7	IC	Internal connected, do not connect on PCB
8	IREF	External resistor for band-gap reference
9	REG_CTRL	Auxiliary voltage regulator control output
10	VREG	Auxiliary voltage regulator output
11	VS_REG	Auxiliary voltage regulator supply voltage
12	REG_DEC	Decoupling pin for VCO_REG
13	VREG_VCO	VCO voltage regulator
14	VTUNE	VCO tuning voltage input
15	CP	Charge-pump output
16	VS_SYN	Synchronous supply voltage
17	VS_TRX	Transmitter receiver supply voltage
18	RX_IN2	Differential receiver input 2
19	RX_IN1	Differential receiver input 1
20	TX_OUT	TX driver amplifier output
21	RAMP_OUT	Ramp generator output for PA power ramping
22	IC	Internal connected, do not connect on PCB
23	IC	Internal connected, do not connect on PCB
24	RX_ON	RX control input
25	TX_ON	TX control input
26	nOLE	Open loop enable input
27	PU_TRX	RX/TX/PLL/VCO power-up input
28	RX_DATA	RX data output
29	TX_DATA	TX data input
30	CLOCK	3-wire-bus: Clock input
31	DATA	3-wire-bus: Data input
32	ENABLE	3-wire-bus: Enable input
Paddle	GND	Ground





Functional Description

Receiver	The RF signal at RF_IN is differently fed through the LNA to the image rejection mixer IR_MIXER driving the integrated LowIF bandpass filter. The IF frequency is 864 kHz.The limiting IF_AMP with an integrated RSSI function feeds the signal to the digital demodulator DEMOD. No tuning is required. Datasling is handled internally.
Clock Recovery	For 1152 kBit/s data rate the receiver has a clock recovery function on-chip.
	The receiver includes a clock recovery circuit which regenerates the clock out of the received data. The advantage is that this recovered clock is synchronous to the clock of the transmitting device (and thus to the transmitted data) which allows to reduce the load of the processing microcontroller significantly.
	The falling edge of the clock gives the optimal sampling position for the RX_Data signal so at this event the data must be sampled by the microcontroller. The recovered clock is available at pin 6.
Transmitter	The transmit data at TX_DATA is filtered by an integrated Gaussian Filter GF and fed to the fully integrated VCO operating at twice the output frequency. After modulation the signal is frequency-divided by 2 and fed to the internal preamplifier PA. This preamplifier supplies typically +4 dBm output power at TX_OUT.
	A ramp-signal generator RAMP_GEN, providing a ramp signal at RAMP_OUT for the external power amplifier, is integrated. The slope of the ramp signal is controlled internally so that spurious requirements are fulfilled.
Synthesizer	The IR_MIXER, the PA and the programmable counter PC are driven by the fully inte- grated VCO, using on-chip inductors and varactors. The output signal is frequency divided to supply the desired frequency to the TX_DRIVER, 0/90 degree phase shifter for the IR_MIXER and to be used by the PC for the phase detector PD (f_{PD} = 1.728 MHz). Open loop modulation is supported.
Power Supply	An integrated bandgap-stabilized voltage regulator for use with an external low-cost PNP transistor is implemented. Multiple power-down and current saving modes are provided.

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Min.	Max.	Unit
Supply voltage auxiliary regulator	Vs	-0.3	+4.7	V
Supply voltage	V _S	-0.3	+3.6	V
Control voltages	V _{contr}	-0.3	Vs	V
Storage temperature	T _{stg}	-40	+125	°C
Input RF level	P _{RF}		+10	dBm
ESD protoction	V _{ESD_anal}		TBD	V
	V _{ESD_dig}		TBD	V

Operating Range

Parameters	Symbol	Min.	Max.	Unit
Supply voltage	V _S	2.9	3.6	V
Auxiliary regulator supply voltage	V _{S_BATT}	3.2	4.6	V
Temperature ambient	T _{amb}	-10	+60	°C
Input frequency range	f _{RX}	2400	2483	MHz

Electrical Characteristics

 $V_{S} = 3.6 V$ with AUX regulator, $T_{amb} = 25^{\circ}C$, unless otherwise specified

No.	Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
1	Supply						
1.1	Supply voltage	With AUX regulator	Vs	3.2	3.6	4.6	V
1.2	Supply voltage	w/o AUX regulator	Vs	2.9	3.0	3.6	V
1.3	RX supply current	CW-mode	I _S		31		mA
1.4	TX supply current	CW-mode	I _S		16		mA
1.5	Synthesizer supply current		I _S		26		mA
1.6	Supply current in power-down mode	With AUX regulator PU_TRX = 0; PU_REG = 0	ا _s		< 1		μA
1.7	Supply current in power-down mode	w/o AUX regulator PU_TRX = 0; PU_REG = 0	۱ _s		< 1		μA
2	Voltage Regulator				L		
2.1	AUX regulator		VREG		3.0		V
2.2	VCO regulator		VREG_VCO		2.7		V
3	Transmitter Part						
3.1	TX data rate			72/14	kBit/s		
3.2	Output power	Over full temperature range, from 2400 MHz to 2483 MHz ⁽¹⁾	РТХ	0		4	dBm

Notes: 1. Measured and guaranteed only on the Atmel evaluation board, including PCB and balun filter.

2. Timing is determined by external loop filter characteristics. Faster timing can be achieved by modification of loop filter. For further information refer to Application Note.





Electrical Characteristics (Continued)

$V_{a} = 3.6 V$ with AL	IX regulator T	. – 25°C unless	s otherwise	snecified
$v_{g} = 0.0 v w m m / c$	m logulator, lan	h = 200, u = 000	00110110100	opcomou

3.3 TX data filter clock 6 taps in filter Γ_{XXCLX} 6.912 MHz 3.4 Frequency deviation GFFM nom × GFCS (see bus protocol D9 to D11) GFCS 60 130 % 3.5 Frequency deviation scaling BH armonics GFFM = GFFM nom × GFCS (see bus protocol D9 to D11) $\Delta to (drift)$ ± 100 kHz 3.7 Znd Harmonic Spurious Emission 30 - 1000 MHz BW = 100 kHz ⁽¹⁾ $\Delta to (drift)$ ± 4.0 -40.5 dBc 4.8 T.12.75 GHz 18.1 - 12.75 GHz BW = 100 kHz ⁽¹⁾ -40.5 dBm -70 dBm 4.1 Sensitivity At input for BER ≤10 ⁻³ at 1152 kBit/s ⁽¹⁾ IIIP3 -15 dBm 4.2 Third order input intercept point EFR < 10 ⁻³ , wanted at -83 dBm, edjacent level (referred to wanted channel level(1) $R_{0,0}$ -11 dBc 4.3 Intermodulation rejection BER < 10 ⁻³ , wanted at -76 dBm, adjacent level (referred to wanted channel level(1) $R_{1,(N-1)}$ 30 $adgecht adgecht 4.5 Adjacent channel rejection BER < 10-3, wanted at -76 dBm,adjacent level (referred to wantedchannel level(1) R_{1,(N-2)} 30 adgecht adgecht <$	No.	Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
3.4 Frequency deviation GFFMGFFMORM_X GFCS GFFM0R ±400 kHz 3.5 Frequency deviation scaling (see bus protocol D9 to D11) GFCS 60 130 % 3.6 Frequency dirit during a slot Δto (drift) I 10 kHz 3.7 2nd Harmonic 3rd Harmonic BW = 100 kHz ⁽¹⁾ Δto (drift) I 40.5 dBc dBc 3.8 1-12 ZS GHz 18 - 19 GHz BW = 100 kHz ⁽¹⁾ I I -40.5 dBc dBn 3.8 1-12 ZS GHz 18 - 19 GHz BW = 100 kHz ⁽¹⁾ I -40.5 dBn 4 Receiver Part Hinput for BER \$10.3 at 1152 kBits ⁽¹⁾ IIIP3 -115 dBn 4.3 Intermodulation rejection BER < 10.3 wanted at -83 dBm, elvel of interferers in channels N + 2 and N + 4 ⁽¹⁾ IIM ₃ 32 II dBc 4.4.3 Intermodulation rejection BER < 10.3 wanted at -76 dBm, adjacent level referered to wanted channel level ⁽¹⁾ R _{co} -11 dBc 4.5 Adjacent channel rejection BER < 10.3, wanted at -76 dBm, n.2 3 adjacent level referered to wanted channel level ⁽	3.3	TX data filter clock	6 taps in filter	f _{TXFCLK}		6.912		MHz
3.5.Frequency deviation scaling (see bus protocol D9 to D11)GFCS (see bus protocol D9 to D11)GFCS (see bus protocol D9 to D11)GFCS60130%3.6.Frequency drift during a slot 2nd Harmonic 3rd Harmonic 3rd HarmonicBW = 100 kHz ⁽¹⁾ $\Delta to (drift)$ $= 40.5$ dBc 3.7.Znd Harmonic 3rd HarmonicBW = 100 kHz ⁽¹⁾ $= 100$ kHz ⁽¹⁾ $= 40.5$ dBc 3.8. $1 - 12.75$ GHz $1 + 12.75$ GHz $BW = 100$ kHz ⁽¹⁾ $= 40.5$ dBm 3.8. $1 - 12.75$ GHz $1 + 19$ GHz $BW = 100$ kHz ⁽¹⁾ $= 40.5$ dBm 3.8. $1 - 12.75$ GHz $1 + 3.0$ GHz $BW = 100$ kHz ⁽¹⁾ $= 40.5$ dBm 3.8. $1 - 12.75$ GHz $1 + 2.610 KHz^{(1)}$ $= 100$ kHz ⁽¹⁾ $= 40.5$ dBm 3.8. $1 - 12.75$ GHz $BW = 100$ kHz ⁽¹⁾ $= 100$ kHz ⁽¹⁾ $= 40.5$ dBm 3.8. $1 - 12.9$ GHz $1 + 3.0$ GHz $= 100$ kHz ⁽¹⁾ $= 100$ kHz ⁽¹⁾ $= 40.5$ dBm 4.8.Cold crime input intercept point $At input for BER < 10^3$, wanted at -83 dBm, level of interferes in channels IIM_3 32.2 $= 60.2$ dBc 4.4.Intermodulation rejection $BER < 10^3$, wanted at -76 dBm, adjacent level referred to wanted channel level ⁽¹⁾ ± 1.728 MHz $BER < 10^3$, wanted at -76 dBm, madjacent level referred to wanted channel level ⁽¹⁾ ± 2.3 diabent level referred to wanted at -76 dBm, ± 3.466 MHz $BER < 10^3$, wanted at -76 dBm, $B_{1(N+1)}$ $A0.125$ $A0.125$ $A0.125$ 4.8.	3.4	Frequency deviation		GFFM_nom		±400		kHz
3.6Frequency drift during a slotAdo (drift) $=$ ± 10 kHzHarmonics 3rd Harmonic 3rd HarmonicBW = 100 kHz ⁽¹⁾ $=$ <	3.5	Frequency deviation scaling	GFFM = GFFM_nom × GFCS (see bus protocol D9 to D11)	GFCS	60		130	%
3.7Harmonic 2nd Harmonic 3rd HarmonicBW = 100 kHz ⁽¹⁾ Image: Spurious Emission 30 - 1000 MHz 	3.6	Frequency drift during a slot		Δ fo (drift)			±10	kHz
Spurious Emission 30 - 1000 MHz 1 - 12.75 GHz 1.8 - 1.9 GHz 5.15 - 3. GHzBW = 100 kHz^{(1)}Image: the second sec	3.7	Harmonics 2nd Harmonic 3rd Harmonic	BW = 100 kHz ⁽¹⁾				-40.5 -46	dBc dBc
4 Reciver Part 4.1 Sensitivity $a'input for BER \le 10^3$ Image: Sensitivity 93 descensitivity 4.2 Third order input intercept point Image: Sensitivity	3.8	Spurious Emission 30 - 1000 MHz 1 - 12.75 GHz 1.8 - 1.9 GHz 5.15 - 5.3 GHz	BW = 100 kHz ⁽¹⁾				-40.5 -48 -70 -70	dBm dBm dBm dBm
4.1SensitivityAt input for BER \$10°3 at 1152 kBit/s(1)IIIP3I-93dBm4.2Third order input intercept pointBER \$10°3, wanted at -83 dBm, level of interferers in channels N + 2 and N + 4 ⁽¹⁾ IIIP332IIIGBC4.3Intermodulation rejectionBER \$10°3, wanted at -76 dBm(1)R _{CO} -11IGBC4.4Co-channel rejectionBER \$10°3, wanted at -76 dBm(1)R _{CO} -11IGBC4.5Adjacent channel rejectionBER \$10°3, wanted at -76 dBm, adjacent level referred to wanted channel level(1)R _{1(N-1)} A4IIIGBC4.6Bi-adjacent channel rejectionBER \$10°3, wanted at -76 dBm, adjacent level referred to wanted channel level(1)R _{1(N-2)} 300IIIIGBC4.7Rejection with \$2 channelsBER \$10°3, wanted at -76 dBm, bi-adjacent level referred to wanted channel level(1)R _{1(N-2)} 300IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	4	Receiver Part						
4.2Third order input intercept pointIIP3IIP3III <th< td=""><td>4.1</td><td>Sensitivity</td><td>At input for BER ≤10⁻³ at 1152 kBit/s⁽¹⁾</td><td></td><td></td><td>-93</td><td></td><td>dBm</td></th<>	4.1	Sensitivity	At input for BER ≤10 ⁻³ at 1152 kBit/s ⁽¹⁾			-93		dBm
4.3Intermodulation rejectionBER < 10 ³ , wanted at -83 dBm, Iv+ 2 and N + 4 ⁽¹⁾ IM332Im4dBc4.4Co-channel rejectionBER < 10 ³ , wanted at -76 dBm, adjacent level referred to wanted adjacent level referred to wanted at -76 dBm, adjacent level referred to wanted at -76 dBm, bi- adjacent level referred to wanted at -76 dBm, bi- adjacent level referred to wanted at -76 dBm, bi- adjacent level referred to wanted at -76 dBm, bi- adjacent level referred to wanted at -76 dBm, N > 300401001004004.7Rejection with > 3 channels separationBER < 10 ³ , wanted at -76 dBm, n > 3 adjacent level referred to wanted channel level ⁽¹⁾ ± 5.128 MHz40404040404.8Out of band rejection > 6 MHzBER < 10 ³ , wanted at -83 dBm at 2.45 GHz ⁽¹⁾ 81404040404.9Out of band rejection 2000 MHz to 2300 MHz 2000 MHz 	4.2	Third order input intercept point		IIP3		-15		dBm
4.4Co-channel rejectionBER < 10 ³ , wanted at -76 dBm ⁽¹⁾ R_{CO} -11 $($ d <td>4.3</td> <td>Intermodulation rejection</td> <td>BER < 10^{-3}, wanted at -83 dBm, level of interferers in channels N + 2 and N + $4^{(1)}$</td> <td>IM_3</td> <td>32</td> <td></td> <td></td> <td>dBc</td>	4.3	Intermodulation rejection	BER < 10^{-3} , wanted at -83 dBm, level of interferers in channels N + 2 and N + $4^{(1)}$	IM_3	32			dBc
4.5Adjacent channel rejectionBER < 10 ³ , wanted at -76 dBm, adjacent level referred to wanted channel level ⁽¹⁾ ±1.728 MHz $R_{i (N-1)}$ 44dBc4.6Bi-adjacent channel rejectionBER < 10 ³ , wanted at -76 dBm, bi- adjacent level referred to wanted channel level ⁽¹⁾ ±3.456 MHz $R_{i (N-2)}$ 30 I I I I 4.7Rejection with \geq 3 channels 	4.4	Co-channel rejection	BER < 10^{-3} , wanted at -76 dBm ⁽¹⁾	R _{co}	-11			dBc
4.6Bi-adjacent channel rejectionBER < 10 ³ , wanted at -76 dBm, bi-adjacent level referred to wanted channel level ⁽¹⁾ ± 3.456 MHzRi (N - 2)30IdBc4.7Rejection with \geq 3 channels separationBER < 10 ³ , wanted at -76 dBm, n \geq 3 adjacent level referred to wanted channel level ⁽¹⁾ \geq ±5.128 MHzRi (n \geq 3)40IdBc4.8Out of band rejection > 6 MHzBER < 10 ³ , wanted at -83 dBm at 2.45 GHz ⁽¹⁾ BI _{df>6MHz} 38IdBc4.9Out of band rejection 2300 MHz to 2394 MHz 2506 MHz to 2600 GHzBER < 10 ³ , wanted at -83 dBm at 2.45 GHz ⁽¹⁾ BInear47IdBc4.10Out of band rejection 30 MHz to 2300 MHz 2600 MHz to 6 GHzBER < 10 ³ , wanted at -83 dBm at 2.45 GHz ⁽¹⁾ BInear57IdBc5.1Maximum RSSI output voltageUnder high RX input signal levelV _{RSSImax} 2.1V	4.5	Adjacent channel rejection	BER < 10 ⁻³ , wanted at -76 dBm, adjacent level referred to wanted channel level ⁽¹⁾ ±1.728 MHz	R _{i (N-1)}	4			dBc
4.7Rejection with \geq 3 channels separationBER < 10 ⁻³ , wanted at -76 dBm, n \geq 3 adjacent level referred to wanted channel level ⁽¹⁾ $\geq \pm$ 5.128 MHzRi (n \geq 3)40Image: Constraint of the separationdBc4.8Out of band rejection > 6 MHzBER < 10 ⁻³ , wanted at -83 dBm at 2.45 GHz ⁽¹⁾ BI _{dt>6MHz} 38Image: Constraint of the separationdBc4.9Out of band rejection 2300 MHz to 2394 MHz 2506 MHz to 2600 GHzBER < 10 ⁻³ , wanted at -83 dBm at 2.45 GHz ⁽¹⁾ BInear47Image: Constraint of the separationdBc4.10Out of band rejection 30 MHz to 2300 MHz 	4.6	Bi-adjacent channel rejection	BER < 10 ⁻³ , wanted at -76 dBm, bi- adjacent level referred to wanted channel level ⁽¹⁾ ±3.456 MHz	R _{i (N - 2)}	30			dBc
4.8Out of band rejection > 6 MHzBER < 10^{-3} , wanted at -83 dBm at 2.45 GHz ⁽¹⁾ BI df>38Image: Constant of the sector of the	4.7	Rejection with \ge 3 channels separation	BER < 10^{-3} , wanted at -76 dBm, n ≥ 3 adjacent level referred to wanted channel level ⁽¹⁾ ≥ ±5.128 MHz	R _{i (n ≥ 3)}	40			dBc
4.9 Out of band rejection $2300 \text{ MHz to } 2394 \text{ MHz}$ $2506 \text{ MHz to } 2600 \text{ GHz}$ $BER < 10^{-3}, \text{ wanted at } -83 \text{ dBm at}$ $2.45 \text{ GHz}^{(1)}$ $BInear$ $A77$ $A7$ $A6$ ABC 4.10 Out of band rejection $30 \text{ MHz to } 2300 \text{ MHz}$ $2600 \text{ MHz to } 6 \text{ GHz}$ $BER < 10^{-3}, \text{ wanted at } -83 \text{ dBm at}$ $2.45 \text{ GHz}^{(1)}$ $BIfar$ 577 577 AE ABC 51 RSSI PartVVVVVV 5.1 Maximum RSSI output voltageUnder high RX input signal level $V_{RSSImax}$ V 2.1 V	4.8	Out of band rejection > 6 MHz	BER < 10^{-3} , wanted at -83 dBm at 2.45 GHz ⁽¹⁾	BI _{df>6MHz}	38			dBc
Out of band rejection 30 MHz to 2300 MHz 2600 MHz to 6 GHzBER < 10 ⁻³ , wanted at -83 dBm at 2.45 GHz ⁽¹⁾ BIfar57Image: Second	4.9	Out of band rejection 2300 MHz to 2394 MHz 2506 MHz to 2600 GHz	BER < 10 ⁻³ , wanted at -83 dBm at 2.45 GHz ⁽¹⁾	Blnear	47			dBc
5 RSSI Part 5.1 Maximum RSSI output voltage Under high RX input signal level V _{RSSImax} 2.1 V	4.10	Out of band rejection 30 MHz to 2300 MHz 2600 MHz to 6 GHz	BER < 10 ⁻³ , wanted at -83 dBm at 2.45 GHz ⁽¹⁾	Blfar	57			dBc
5.1 Maximum RSSI output voltage Under high RX input signal level V _{RSSImax} 2.1 V	5	RSSI Part				•		
	5.1	Maximum RSSI output voltage	Under high RX input signal level	V _{RSSImax}		2.1		V

Notes: 1. Measured and guaranteed only on the Atmel evaluation board, including PCB and balun filter.

2. Timing is determined by external loop filter characteristics. Faster timing can be achieved by modification of loop filter. For further information refer to Application Note.

ATR2406 [Preliminary] 6

Electrical Characteristics (Continued)

No.	Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
5.2	RSSI output voltage, monotonic over range -96 dBm to -36 dBm	with -33 dBm at RF input with -96 dBm at RF input	V _{RSSI}		1.9 0.3		V V
5.3	Wake-up time from power-up signal to correct RSSI output		T _{on}			40	μs
6	VCO				-		
6.1	Oscillator frequency	Over full temperature range ⁽¹⁾		2400		2483	MHz
6.2	Frequency control voltage range		V _{VTUNE}	0.5		V _{CC} - 0.5	V
6.3	VCO tuning input gain		G _{VCO}		150		MHz/V
7	Synthesizer	·			•		
7.1	External reference input frequency	D7 = 0 D7 = 1	REF_CLK		10.368 13.824		MHz MHz
7.2	Sinusoidal input signal level (RMS value)	AC coupled sinewave	REF_CLK	250		500	mV _{RMS}
7.3	Scaling factor prescaler		S _{PSC}		32/33		
7.4	Scaling factor main counter		S _{MC}	ł	86/87/88/8	9	
7.5	Scaling factor swallow counter		S _{SC}	0		31	
8	Phase Detector						
8.1	Phase detector comparison frequency		f _{PD}		1728		kHz
9	Charge-pump Output				-		
9.1	Charge-pump output current	$V_{CP} = 1/2 V_{CC}$	I _{CP}		±2		mA
9.2	Leakage current	$V_{CP} = 1/2 V_{CC}$	ΙL		±100		pА
10	Timing Conditions ⁽¹⁾⁽²⁾					4	L
10.1	Transmit to Receive time		TX →RX-time		100		μs
10.2	Receive to Transmit time		RX →TX-time		100		μs
10.3	Channel switch time		CS-time		350		μs
10.4	Power down to Transmit		PD →TR-time		450		μs
10.5	Power down to Receive		PD →RX-time		400		μs
10.6	Programming register		PRR-time		3		μs
10.7	PLL settling time		PLL set-time		350		μs
11	Interface Logic Input and Outp	ut Signal Levels, Pin DATA, CLC	OCK, ENABLE				
11.1	HIGH-level input voltage	Logic 1	V _{IH}	1.4		3.4	V
11.2	LOW-level input voltage	Logic 0	V _{IL}	-0.3		+0.4	V
11.3	HIGH-level output voltage	Logic 1	V _{OH}		1	3.4	V
11.4	LOW-level output voltage	Logic 0	V _{OL}	0	1		V
11.5	Input bias current	Logic 1 or logic 0	I _{bias}	-5		+5	μA
11.6	3-wire bus clock frequency		f _{CLKmax}			10	MHz

2.6 V with ALIX regulator T 25°C unless otherwise specified ٧,

1. Measured and guaranteed only on the Atmel evaluation board, including PCB and balun filter. Notes:

2. Timing is determined by external loop filter characteristics. Faster timing can be achieved by modification of loop filter. For further information refer to Application Note.





PLL Principle

Figure 3. PLL Principle



The following table shows the LO frequencies for RX and TX in the 2.4 GHz ISM band. There are 95 channels available. Since the ATR2406 supports wideband modulation with 400 kHz deviation, every second channel can be used without overlap in the spectrum.

Mode	f _{IF} /kHz	Channel	f _{ANT} /MHz	f _{vco} /MHz	S _{MC}	S _{sc}	Ν
		C0	2401.056	2401.056	86	27	2779
		C1	2401.920	2401.920	86	28	2780
ТΧ							
		C93	2481.408	2481.408	89	24	2872
		C94	2482.272	2482.272	89	25	2873
		C0	2401.056	2401.920	86	28	2780
		C1	2401.920	2402.784	86	29	2781
RX	864						
		C93	2481.408	2482.272	89	25	2873
		C94	2482.272	2483.136	89	26	2874

Table 1. LO Frequencies

TX Register Setting

The following 16-bit word has to be programmed for TX.

MSB															LSB
Data bits															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	F	PA	GFCS			1	RC	MC SC						

Note: D12 and D13 are only relevant if ramping generator in conjunction with external PA is used, otherwise it can be programmed 0 or 1.

Table 2. Output Power Settings with Bits D12 - D13

PA (Output Power Settings)										
D13	D12	RAMP_OUT (Pin 21)								
0	0	1.3 V								
0	1	1.35 V								
1	0	1.4 V								
1	1	1.75 V								





RX Register Setting

The are two RX settings possible. For a data rate of 1152 kBit/s an internal clock recovery function is implemented.

Register Setting without Clock Recovery

MSB															LSB
Data bits															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	Х	Х	Х	Х	Х	0	RC	N	IC	SC				

Must be used for data rates below 1.152 Mbit.

Note: X values are not relevant and can be set to 0 or 1.

RX Register Setting with Internal Clock Recovery

Recommended for 1.152 Mbit data rate.

The output pin of the recovered clock is pin 6. The falling edge of the recovered clock signal samples the data signal.

MSB								
Data bits								
D24	D23	D22	D21	D20	D19	D18	D17	D16
1	0	1	0	0	0	0	0	0

															LSB
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	Х	Х	Х	Х	Х	0	RC	Ν	IC			SC		

Note: X values are not relevant and can be set to 0 or 1.

PLL Settings

RC, MC and SC bits are controlling the synthesizer frequency according to Table 3, Table 4 and Table 5.

Formula for calculating the frequency:

TX frequency: $f_{ANT} = 864 \text{ kHz} \times (32 \times S_{MC} + S_{SC})$ RX frequency: $f_{ANT} = 864 \text{ kHz} \times (32 \times S_{MC} + S_{SC} + 1)$

Table 3. PLL Settings with the Reference Counter Bit D7

RC (Reference Counter)				
D7	CLK Reference			
0	10.368 MHz			
1	13.824 MHz			

MC (Main Counter)						
D6	D5	S _{MC}				
0	0	86				
0	1	87				
1	0	88				
1	1	89				

 Table 4.
 PLL Settings with the Main Counter Bits D5 - D6

Table 5. PLL Settings with the Swallow Counter Bits D0 - D4

SC (Swallow Counter)							
D4	D3	D2	D1	D0	S _{sc}		
0	0	0	0	0	0		
0	0	0	0	1	1		
0	0	0	1	0	2		
1	1	1	0	1	29		
1	1	1	1	0	30		
1	1	1	1	1	31		

GFCS Adjustment The Gaussian Filter Control Setting is used to compensate production tolerances by tuning the modulation deviation in production to the nominal value of 400 kHz. These bits are only relevant in TX mode.

Table 6.	GFCS	Adjustment v	with Bits	D9 - D11
	0.00	/ lajaotinont i		D0 D11

GFCS (Gaussian Filter Control Settings)						
D11	D10	D9	GFCS			
0	0	0	60%			
0	0	1	70%			
0	1	0	80%			
0	1	1	90%			
1	0	0	100%			
1	0	1	110%			
1	1	0	120%			
1	1	1	130%			

The VRAMP voltage is used to control the output power of an external power amplifier. The voltage ramp is started with the TX_ON signal.

These bits are only relevant in TX mode.





Control Signals

The various transceiver functions are activated by the following control signals. A timing proposal is given in Figure 5 on page 13

Table 7. Control Signals - Functions

Signal	Functions
PU_REG	Activates AUX voltage regulator and the VCO voltage regulator supplying the complete transceiver
PU_TRX	Activates RX/TX blocks
RX_ON	Activates RX circuits: DEMOD, IF AMP, IR MIXER
TX_ON	Activates TX circuits: PA, RAMP GEN, Starts RAMP SIGNAL at RAMP_OUT
nOLE	Disables open loop mode of the PLL

Serial Programming Bus The transceiver is programmed by the SPI (CLOCK, DATA and ENABLE).

After setting enable signal to low condition, on the rising edge of the clock signal, the data is transferred bit by bit into the shift register, starting with the MSB-bit. When the enable signal has returned to high condition, the programmed information is active. Additional leading bits are ignored and there is no check made how many clock pulses arrived during enable low condition.

The programming of the transceiver is done by a 16 bit or 25 bit data word (for the RX clock recovery mode).

3-wire BUS Timing





Table 8.	3-wire	Bus	Protocol	Table
----------	--------	-----	----------	-------

Description	Symbol	Minimum Value	Unit
Clock period	TPER	100	ns
Set time data to clock	TS	20	ns
Hold Time data to clock	ТН	20	ns
Clock pulse width	тс	60	ns
Set time enable to clock	TL	100	ns
Hold time enable to data	TEC	0	ns
Time between two protocols	TT	250	ns









Conditiion	Description
C1	Power-down ATR2406 is switched off and the supply current is lower than 1 μ A.
C2	Power-up ATR2406 is powered up by toggling PU_REG and PU_RTX to high. PU_REG enables the external AUX-Regulator transistor and PU_TRX enables the internal regulator like VCO_REG (VCO supply voltage regulator) as well as wakes up the PLL, the VCO, the demodulator, mixer, etc. It is necessary to wait at least 40 µs until the different supply voltage regulators have settled.
C3	Programming Via the tree-wire-interface the internal register of ATR2406 is programmed. At TX, this is just the PLL (transmit channel) and the deviation (gaussian filter). At RX, this is just the PLL (receive channel) and if the clock recovery is used also the bits to enable this option. At start of the three-wire-programming, the enable signal is toggled from high to low to enable clocking the data into the internal register. When the enable signals rises again to high, the programmed data is latched. This is the time point at which the settling of the PLL is starting. It is necessary to wait the settling time of 350 μs so that the VCO-Frequency is stable. The reference clock needs to be applied to ATR2406 at minimum the time when the PLL is in operation - which is the programming state (C3) and the active slot (C4, C5). Out of the reference clock, several internal signals are also derived, i.e., the gaussian filter circuitry and TX_DATA sampling.
C4	This is the receive slot where the transmit burst is received and data as well as recovered clock are available.
C5	This is the active transmit slot. As soon as TX_DATA is applied to ATR2406, the signal nOLE toggles to low which enables modulation in open-loop-mode.

Table 3. Description of the Conditions/States	Table 9.	Description	of the	Conditions/States
---	----------	-------------	--------	-------------------

Received Signal Strength Indication RSSI

The RSSI is given as an analog voltage at the RSSI pin. A typical plot of the RSSI value is shown in Figure 6.

Figure 6. Typical RSSI Value versus Input Power



ATR2406 [Preliminary]

Application Circuit

The ATR2406 requires only few low cost external components for operation. A typical application is shown in Figure 7.









PCB-layout Design

Figure 8. PCB-layout ATR2406-DEV-BOARD



ATR2406 [Preliminary]

Table 10. Bill of Material

Part	Value	Part Number	Vendor	Package	Comment
C1	5p6	GJM1555C1H5R6CB01 or GRM1555C1H5R6DZ01	Murata®	0402	
C3	1p8	GJM1555C1H1R8CB01 or GRM1555C1H1R8CZ01	Murata	0402	
C4	390p	GRM1555C1H391JA01	Murata	0402	
C5	4p7	GJM1555C1H4R7CB01 or GRM1555C1H4R7CZ01	Murata	0402	NC
C6	2p2	GJM1555C1H2R2CB01 or GRM1555C1H2R2CZ01	Murata	0402	
C7	2p2	GJM1555C1H2R2CB01 or GRM1555C1H2R2CZ01	Murata	0402	
C9	1p5	GJM1555C1H1R5CB01 or GRM1555C1H1R5CZ01	Murata	0402	
C10	1p8	GJM1555C1H1R8CB01 or GRM1555C1H1R8CZ01	Murata	0402	
C11	18P	GRM1555C1H180JB01	Murata	0402	
C12	100n	GRM15F51H104ZB01	Murata	0402	
C13	4µ7	B45196H2475M109	Epcos [®]	3216	Optional ²
C14	1n	GRM15R71H102KB01	Murata	0402	NC
C15	100n	GRM15F51H104ZB01	Murata	0402	
C16	4µ7	B45196H2475M109	Epcos	3216	Optional ²
C17	3n3	GRM15R71H332KB01	Murata	0402	NC
C18	68p	GRM155C1H680JB01	Murata	0402	
C19	470n	GRM18F51H474ZB01 (0402) or 0603-Version	Murata	0402/0603	
C20	22n, COG	GRM21B5C1H223JA01	Murata	0805	
C21	2n2, COG	GRM1885C1H222JA01	Murata	0603	
C23	4n7	GRM15R71H472KB01	Murata	0402	
C24	4p7	GRM1555C1H4R7CB01	Murata	0402	
L6	8n2	WE-MK0402 744784082	Würth Electronic [®]	0402	NC, µStrip used
R3	62k	62k,	Vishay [®]	0402	
R4	1k5	1k5,	Vishay	0402	
R5	3k3	3k3,	Vishay	0402	Ref_Clk-Level, optional ¹
R6	820R	820R,	Vishay	0402	Ref_Clk-Level, optional ¹
IC2	ATR2406	ATR2406	Atmel	MLF32	
T1	BC808-40	BC808-40, any standard type can be used, important is "-40"	Vishay, Philips [®] , 	SOT-23	Optional ²
MSUB	FR4	FR4, $e_r = 4.4$ at 2.45 GHz, $H = 500 \mu m$, $T = 35 \mu m$, tand = 0.02, surface i.e. chem. tin or chem. gold			

Note: Option¹ = no necessary if supplied RefClk level is within specification range

 $Option^2 = if no AUX regulator is used, then T1 has to be bypassed$

To use the integrated $\bar{\text{F}}\xspace$ -antenna, set jumper R2 (0R resistor 0603)

Table 11. Parts Count Bill of Material

Parts Count	Required (Minimal BOM)	Optional (Depending on Application)
Capacitors 0402	14	-
Capacitors >0402	2	2
Resistors 0402	2	2
Inductors 0402	-	-
Semiconductors	1	1





Ordering Information

Extended Type Number	Package	Remarks	MOQ
ATR2406-PNSG	QFN32 - 5x5	Tube, Sampling; Pb-free	600
ATR2406-PNQG	QFN32 - 5x5	Taped and reeled; Pb-free	6000
ATR2406-DEV-BOARD	-	RF-module	1
ATR2406-DEV-KIT	-	Complete Evaluation-kit	1

Package Information

Package: QFN 32 - 5x5 Exposed pad 3.15x3.15 (acc. JEDEC OUTLINE No. MO-220) Dimensions in mm



 $\bigcirc \bigcirc$

technical drawings according to DIN specifications

Drawing-No.: 6.543-5087.01-4 Issue: 2; 24.01.03

ATR2406 [Preliminary]

Recommended Footprint/Landing Pattern



Figure 9. Recommenced Footprint/Landing Pattern

Table 1. Recommended Footprint/Landing Pattern Signs

Sign	Size
A	3.2 mm
В	1.2 mm
С	0.3 mm
a	1.1 mm
b	0.3 mm
С	0.2 mm
d	0.55 mm
е	0.5 mm





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2004. All rights reserved.

Atmel[®] and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries. EPCOS[®] is a registered trademark of Siemens Aktiengesellschaft CORPORATION FED REP GERMANY.

 ${\sf Murata}^{\texttt{@}} \text{ is a registered trademark of Murata Manufacturing Co., Ltd. CORPORATION Japan.}$

Philips[®] is a registered trademark of Koninklijke Philips Electronics N.V. Vishay[®] is a registered trademark of Vishay Intertechnology, Inc.



Other terms and product names may be the trademarks of others.