

## Features

- Six Half-bridge Outputs Formed by Six High-side and Six Low-side Drivers
- Capable of Switching all Kinds of Loads (Such as DC Motors, Bulbs, Resistors, Capacitors and Inductors)
- $R_{DSon}$  Typically  $1.0\Omega$  at  $25^{\circ}\text{C}$ , Maximum  $1.8\Omega$  at  $150^{\circ}\text{C}$
- Up to 1A Output Current
- Very Low Quiescent Current  $I_S < 20 \mu\text{A}$  in Standby Mode
- Outputs Short-circuit Protected
- Overtemperature Prewarning and Protection
- Undervoltage Protection
- Various Diagnosis Functions Such as Shorted Output, Open Load, Overtemperature and Power Supply Fail
- Serial Data Interface
- Operation Voltage up to 40V
- Daisy Chaining Possible
- Serial Interface 5V Compatible, up to 2 MHz Clock Frequency
- QFN24 Package

## 1. Description

The ATA6838 is a fully protected hex half-bridge driver designed in Smart Power SOI technology, used to control up to 6 different loads by a microcontroller in automotive and industrial applications.

Each of the six high-side and six low-side drivers is capable of driving currents up to 1A. The drivers are internally connected to form 6 half-bridges and can be controlled separately from a standard serial data interface. Therefore, all kinds of loads, such as bulbs, resistors, capacitors and inductors, can be combined. The IC especially supports the application of H-bridges to drive DC motors.

Protection is guaranteed in terms of short-circuit conditions, overtemperature and undervoltage. Various diagnosis functions and a very low quiescent current in standby mode make a wide range of applications possible.

Automotive qualification referring to conducted interferences, EMC protection and ESD protection gives added value and enhanced quality for the exacting requirements of automotive applications.




## Hex Half-bridge Driver with Serial Input Control

### ATA6838




Figure 1-1. Block Diagram QFN24



## 2. Pin Configuration

Figure 2-1. Pinning QFN 24, 5 × 5, 0.65 mm pitch



Note: YWW Date code (Y = Year above 2000, WW = week number)  
 ATAxzy Product name  
 ZZZZZ Wafer lot number  
 AL Assembly sub-lot number

Table 2-1. Pin Description QFN24

Pin	Symbol	Function
1	OUT4 SENSE	Only for testability in final test
2	OUT4	Half-bridge output 4; formed by internally connected power MOS high-side switch 4 and low-side switch 4 with internal reverse diodes; short circuit protection; overtemperature protection; diagnosis for short and open load
3	VS	Power supply output stages HS4, HS5 and HS6
4	VS	Power supply output stages HS1, HS2 and HS3
5	OUT3	Output 3; see pin 1
6	OUT3 SENSE	Only for testability in final test
7	NC	Internal bond to GND
8	OUT2	Output 2; see pin 1
9	OUT2 SENSE	Only for testability in final test
10	OUT1 SENSE	Only for testability in final test
11	OUT1	Output 1; see pin 1
12	INH	Inhibit input; 5V logic input with internal pull down; low = standby, high = normal operation
13	DO	Serial data output; 5V CMOS logic level tri-state output for output (status) register data; sends 16-bit status information to the microcontroller (LSB is transferred first). Output will remain tri-stated unless device is selected by CS = low, therefore, several ICs can operate on one data output line only
14	VCC	Logic supply voltage (5V)
15	NC	Internal bond to GND
16	GND SENSE	Ground; reference potential; internal connection to the lead frame; cooling tab

**Table 2-1.** Pin Description QFN24 (Continued)


Pin	Symbol	Function
17	CS	Chip select input; 5V CMOS logic level input with internal pull up; low = serial communication is enabled, high = disabled
18	CLK	Serial clock input; 5V CMOS logic level input with internal pull down; controls serial data input interface and internal shift register ( $f_{max} = 2 \text{ MHz}$ )
19	DI	Serial data input; 5V CMOS logic level input with internal pull down; receives serial data from the control device; DI expects a 16-bit control word with LSB being transferred first
20	OUT6	Output 6; see pin 1
21	OUT6 SENSE	Only for testability in final test
22	OUT5 SENSE	Only for testability in final test
23	OUT5	Output 5; see pin 1
24	NC	Internal bond to GND

### 3. Functional Description

#### 3.1 Serial Interface

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and is accepted on the falling edge of the CLK signal. LSB (bit 0, SRR) has to be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, pin DO is in a tri-state condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit 0, TP) is transferred first.

**Figure 3-1.** Data Transfer Input Data Protocol



**Table 3-1.** Input Data Protocol

Bit	Input Register	Function
0	SRR	Status register reset (high = reset; the bits PSF, SCD and overtemperature shutdown in the output data register are set to low)
1	LS1	Controls output LS1 (high = switch output LS1 on)
2	HS1	Controls output HS1 (high = switch output HS1 on)
3	LS2	See LS1
4	HS2	See HS1
5	LS3	See LS1
6	HS3	See HS1
7	LS4	See LS1
8	HS4	See HS1
9	LS5	See LS1
10	HS5	See HS1
11	LS6	See LS1
12	HS6	See HS1
13	OLD	Open load detection (low = on)
14	SCT	Programmable time delay for short circuit (shutdown delay high/low = 12 ms/1.5 ms)
15	SI	Software inhibit; low = standby, high = normal operation (data transfer is not affected by standby function because the digital part is still powered)

**Table 3-2.** Output Data Protocol

Bit	Output (Status) Register	Function
0	TP	Temperature prewarning: high = warning (overtemperature shutdown see remark below)
1	Status LS1	Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off)
2	Status HS1	Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off)
3	Status LS2	Description see LS1
4	Status HS2	Description see HS1
5	Status LS3	Description see LS1
6	Status HS3	Description see HS1
7	Status LS4	Description see LS1
8	Status HS4	Description see HS1
9	Status LS5	Description see LS1
10	Status HS5	Description see HS1
11	Status LS6	Description see LS1
12	Status HS6	Description see HS1
13	SCD	Short circuit detected: set high, when at least one output is switched off by a short circuit condition
14	INH	Inhibit: this bit is controlled by software (bit SI in input register) and hardware inhibit (pin INH). High = standby, low = normal operation
15	PSF	Power supply fail: undervoltage at pin VS detected

Note: Bit 0 to 15 = high: overtemperature shutdown

**Table 3-3.** Status of the Input Register After Power on Reset

Bit 15 (SI)	Bit 14 (SCT)	Bit 13 (OLD)	Bit 12 (HS6)	Bit 11 (LS6)	Bit 10 (HS5)	Bit 9 (LS5)	Bit 8 (HS4)	Bit 7 (LS4)	Bit 6 (HS3)	Bit 5 (LS3)	Bit 4 (HS2)	Bit 3 (LS2)	Bit 2 (HS1)	Bit 1 (LS1)	Bit 0 (SRR)
H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L

### 3.2 Power-supply Fail

In case of undervoltage at pin VS, an internal timer is started. When during a permanent undervoltage the delay time ( $t_{dUV}$ ) is reached, the power supply fail bit (PSF) in the output register is set and all outputs are disabled. When normal voltage is present again, the outputs are enabled immediately. The PSF bit remains high until it is reset by the SRR bit in the input register.

### 3.3 Open-load Detection

If the open-load detection bit (OLD) is set to low, a pull-up current for each high-side switch and a pull-down current for each low-side switch is turned on (open-load detection current  $I_{HS1-6}$ ,  $I_{LS1-6}$ ). If  $V_{VS} - V_{HS1-6}$  or  $V_{LS1-6}$  is lower than the open-load detection threshold (open-load condition), the corresponding bit of the output in the output register is set to high. Switching on an output stage with OLD bit set to low disables the open load function for this output.

### 3.4 Overtemperature Protection

If the junction temperature exceeds the thermal prewarning threshold,  $T_{jPW}$  set, the temperature prewarning bit (TP) in the output register is set. When the temperature falls below the thermal prewarning threshold,  $T_{jPW}$  reset, the bit TP is reset. The TP bit can be read without transferring a complete 16-bit data word: with CS = high to low, the state of TP appears at pin DO. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the state of the input and output registers.

If the junction temperature exceeds the thermal shutdown threshold,  $T_{j\text{ switch off}}$ , the outputs are disabled and all bits in the output register are set high. The outputs can be enabled again when the temperature falls below the thermal shutdown threshold,  $T_{j\text{ switch on}}$ , and when a high has been written to the SRR bit in the input register. Thermal prewarning and shutdown threshold have hysteresis.

### 3.5 Short-circuit Protection

The output currents are limited by a current regulator. Current limitation takes place when the overcurrent limitation and shutdown threshold ( $I_{HS1-6}$ ,  $I_{LS1-6}$ ) are reached. Simultaneously, an internal timer is started. The shorted output is disabled when during a permanent short the delay time ( $t_{dSd}$ ) programmed by the short-circuit timer bit (SCT) is reached. Additionally, the short-circuit detection bit (SCD) is set. If the temperature prewarning bit TP in the output register is set during a short, the shorted output is disabled immediately and SCD bit is set. By writing a high to the SRR bit in the input register, the SCD bit is reset and the disabled outputs are enabled.

### 3.6 Inhibit

There are two ways to inhibit the ATA6838:

- Set bit SI in the input register to 0
- Switch pin INH to 0V

In both cases, all output stages are turned off but the serial interface stays active. The output stages can be activated again by bit SI = 1 (when INH = VCC) or by pin INH switched back to VCC (when SI = 1).

## 4. Absolute Maximum Ratings

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

All values refer to GND pins.

Parameters	Pin	Symbol	Value	Unit
Supply voltage	3, 4	$V_{VS}$	-0.3 to +40	V
Supply voltage $t < 0.5s$ ; $I_S > -2A$	3, 4	$V_{VS}$	-1	V
Supply voltage difference $ V_{S\_pin3} - V_{S\_pin4} $	3, 4	$\Delta V_{VS}$	150	mV
Logic supply voltage	14	$V_{VCC}$	-0.3 to +7	V
Logic input voltage	17 - 19	$V_{DI}, V_{CLK}, V_{CS}$	-0.3 to $V_{VCC} + 0.3$	V
Logic output voltage	13	$V_{DO}$	-0.3 to $V_{VCC} + 0.3$	V
Input current	12, 17 - 19	$I_{INH}, I_{DI}, I_{CLK}, I_{CS}$	-10 to +10	mA
Output current	13	$I_{DO}$	-10 to +10	mA
Output current	2, 5, 8, 11, 20, 23	$I_{OUT1}$ to $I_{OUT6}$	Internally limited, see “Output Specification” in <a href="#">Section 7. on page 9</a>	
Junction temperature range		$T_j$	-40 to +150	°C
Storage temperature range		$T_{STG}$	-55 to +150	°C

## 5. Thermal Resistance

**Table 5-1.** QFN24: Depends on the PCB-board

Parameter	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit
Junction pin		16	$R_{thJP}$			< 5	K/W
Junction ambient			$R_{thJA}$			35	K/W

## 6. Operating Range

Parameter	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit
Supply voltage		3, 4	$V_{VS}$	$V_{UV}^{(1)}$		40	V
Logic supply voltage		14	$V_{VCC}$	4.75		5.25	V
Logic input voltage		12, 17 - 19	$V_{INH}, V_{DI}, V_{CLK}, V_{CS}$	-0.3		$V_{VCC}$	V
Serial interface clock frequency			$f_{CLK}$			2	MHz
Junction temperature range			$T_j$	-40		+150	°C



## 7. Electrical Characteristics

7.5V < V<sub>S</sub> < 40V; 4.75 < V<sub>CC</sub> < 5.25V; INH = High; -40°C < T<sub>j</sub> < 150°C; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
<b>1 Current Consumption</b>									
1.1	Total quiescent current (V <sub>S</sub> and all outputs to VS)	V <sub>S</sub> = 33V V <sub>CC</sub> = 0V or V <sub>CC</sub> = 5V, bit SI = low or V <sub>CC</sub> = 5V, pin INH = low Output pins to VS and GND	3, 4	I <sub>VS</sub>			2	μA	A
1.2	Quiescent current (VCC)	4.75V < V <sub>VCC</sub> < 5.25V, INH or bit SI = low	14	I <sub>VCC</sub>			20	μA	A
1.3	Supply current (VS)	V <sub>VS</sub> < 28V normal operation, all output stages off	3, 4	I <sub>VS</sub>		0.8	1.2	mA	A
1.4	Supply current (VS)	V <sub>VS</sub> < 28V normal operation, all output low stages on, no load	3, 4	I <sub>VS</sub>			10	mA	A
1.5	Supply current (VS)	V <sub>VS</sub> < 28V normal operation, all output high stages on, no load	3, 4	I <sub>VS</sub>			16	mA	A
1.6	Supply current (VCC)	4.75 < V <sub>VCC</sub> < 5.25V, normal operation	14	I <sub>VCC</sub>			150	μA	A
<b>2 Internal Oscillator Frequency</b>									
2.1	Frequency (time base for delay timers)			f <sub>OSC</sub>	19		45	kHz	A
<b>3 Undervoltage Detection, Power-on Reset</b>									
3.1	Power-on reset threshold		14	V <sub>VCC</sub>	2.3	2.7	3.0	V	A
3.2	Power-on reset delay time	After switching on V <sub>VCC</sub>		t <sub>dPor</sub>	30	95	160	μs	A
3.3	Undervoltage detection threshold		14	V <sub>UV</sub>	5.5		7.0	V	A
3.4	Undervoltage detection hysteresis			ΔV <sub>UV</sub>		0.4		V	A
3.5	Undervoltage detection delay			t <sub>dUV</sub>	7		21	ms	A
<b>4 Thermal Prewarning and Shutdown</b>									
4.1	Thermal prewarning			T <sub>jPWset</sub>	120	145	170	°C	B
4.2	Thermal prewarning			T <sub>jPWreset</sub>	105	130	155	°C	B
4.3	Thermal prewarning hysteresis			T <sub>jPW</sub>		15		K	B
4.4	Thermal shutdown			T <sub>j switch off</sub>	150	175	200	°C	B
4.5	Thermal shutdown			T <sub>j switch on</sub>	135	160	185	°C	B
4.6	Thermal shutdown hysteresis			T <sub>j switch off</sub>		15		K	B

\*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1 ms.

## 7. Electrical Characteristics (Continued)

7.5V < V<sub>S</sub> < 40V; 4.75 < V<sub>CC</sub> < 5.25V; INH = High; -40°C < T<sub>j</sub> < 150°C; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
4.7	Ratio thermal shutdown/thermal prewarning			T <sub>j</sub> switch off/ T <sub>j</sub> PW set	1.05	1.2			B
4.8	Ratio thermal shutdown/thermal prewarning			T <sub>j</sub> switch on/ T <sub>j</sub> PW reset	1.05	1.2			A
<b>5</b>	<b>Output Specification (LS1-LS6, HS1-HS6) 7.5V &lt; V<sub>VS</sub> &lt; 40V</b>								
5.1	On resistance	I <sub>Out</sub> = 600 mA	2, 5, 8, 11, 20, 23	R <sub>DS OnL</sub>			1.8	Ω	A
5.2	On resistance	I <sub>Out</sub> = -600 mA	2, 5, 8, 11, 20, 23	R <sub>DS OnH</sub>			1.8	Ω	A
5.3	High-side output leakage current (total quiescent current see 1.1)	V <sub>Out1-6</sub> = 0V all output stages off	2, 5, 8, 11, 20, 23	I <sub>Out1-6</sub>	-15			μA	A
5.4	Low-side output leakage current (total quiescent current see 1.1)	V <sub>Out1-6</sub> = VS all output stages off	2, 5, 8, 11, 20, 23	I <sub>Out1-6</sub>			120	μA	A
5.5	Inductive shutdown energy		2, 5, 8, 11, 20, 23	W <sub>outx</sub>			15	mJ	D
5.6	Overcurrent limitation and shutdown threshold	V <sub>VS</sub> = 13V	2, 5, 8, 11, 20, 23	I <sub>LS1-6</sub>	1.0	1.3	1.7	A	A
5.7	Overcurrent limitation and shutdown threshold	V <sub>VS</sub> = 13V	2, 5, 8, 11, 20, 23	I <sub>HS1-6</sub>	-1.7	-1.3	-1.0	A	A
5.8	Overcurrent limitation and shutdown threshold	20V < V <sub>VS</sub> < 40V	2, 5, 8, 11, 20, 23	I <sub>LS1-6</sub>	1.0	1.3	2.0	A	C
5.9	Overcurrent limitation and shutdown threshold	20V < V <sub>VS</sub> < 40V	2, 5, 8, 11, 20, 23	I <sub>HS1-6</sub>	-2.0	-1.3	-1.0	A	C
5.10	Overcurrent shutdown delay time	Input register bit 14 (SCT) = low		t <sub>dSd</sub>	0.9	1.5	2.1	ms	A
5.11	Overcurrent shutdown delay time	Input register bit 14 (SCT) = High		t <sub>dSd</sub>	7	12	17	ms	A
5.12	High-side open load detection current	Input register bit 13 (OLD) = low, output off	2, 5, 8, 11, 20, 23	I <sub>Out1-3H</sub>	-1.5		-0.4	mA	A
5.13	Low-side open load detection current	Input register bit 13 (OLD) = low, output off	2, 5, 8, 11, 20, 23	I <sub>Out1-3L</sub>	0.4		1.5	mA	A

\*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1 ms.

## 7. Electrical Characteristics (Continued)

7.5V < V<sub>S</sub> < 40V; 4.75 < V<sub>CC</sub> < 5.25V; INH = High; -40°C < T<sub>j</sub> < 150°C; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
5.14	Open load detection current ratio		2, 5, 8, 11, 20, 23	$I_{OLoutLX}/I_{OLoutHX}$	1.05	1.2	2		
5.15	High-side open load detection voltage	Input register bit 13 (OLD) = low, output off	2, 5, 8, 11, 20, 23	V <sub>Out1-6H</sub>	0.6		2.5	V	A
5.16	Low-side open load detection voltage	Input register bit 13 (OLD) = low, output off	2, 5, 8, 11, 20, 23	V <sub>Out1-6L</sub>	0.6		2	V	A
5.17	High-side output switch on delay <sup>(1)</sup>	V <sub>VS</sub> = 13V R <sub>Load</sub> = 30Ω		t <sub>don</sub>			20	μs	A
5.18	Low-side output switch on delay <sup>(1)</sup>	V <sub>VS</sub> = 13V R <sub>Load</sub> = 30Ω		t <sub>don</sub>			20	μs	A
5.19	High-side output switch off delay <sup>(1)</sup>	V <sub>VS</sub> = 13V R <sub>Load</sub> = 30Ω		t <sub>doff</sub>			20	μs	A
5.20	Low-side output switch off delay <sup>(1)</sup>	V <sub>VS</sub> = 13V R <sub>Load</sub> = 30Ω		t <sub>doff</sub>			3	μs	A
5.21	Dead time between corresponding high- and low-side switches	V <sub>VS</sub> = 13V R <sub>Load</sub> = 30Ω		t <sub>don</sub> - t <sub>doff</sub>	1			μs	A
<b>6</b>	<b>Inhibit Input</b>								
6.1	Input voltage low-level threshold			V <sub>IL</sub>	0.3 × V <sub>VCC</sub>			V	A
6.2	Input voltage high-level threshold			V <sub>IH</sub>			0.7 × V <sub>VCC</sub>	V	A
6.3	Hysteresis of input voltage			ΔV <sub>I</sub>	100		700	mV	A
6.4	Pull-down current	V <sub>INH</sub> = V <sub>VCC</sub>		I <sub>PD</sub>	10		80	μA	A
<b>7</b>	<b>Serial Interface: Logic Inputs DI, CLK, CS</b>								
7.1	Input voltage low-level threshold			V <sub>IL</sub>	0.3 × V <sub>VCC</sub>			V	A
7.2	Input voltage high-level threshold			V <sub>IH</sub>			0.7 × V <sub>VCC</sub>	V	A
7.3	Hysteresis of input voltage			ΔV <sub>I</sub>	50		500	mV	A
7.4	Pull-down current pin DI, CLK	V <sub>DI</sub> , V <sub>CLK</sub> = V <sub>VCC</sub>		I <sub>PDSI</sub>	2		50	μA	A
7.5	Pull-up current pin CS	V <sub>CS</sub> = 0V		I <sub>PUSI</sub>	-50		-2	μA	A
<b>8</b>	<b>Serial Interface: Logic Output DO</b>								
8.1	Output voltage low level	I <sub>OL</sub> = 3 mA		V <sub>DOl</sub>			0.5	V	A
8.2	Output voltage high level	I <sub>OL</sub> = -1 mA		V <sub>DOH</sub>	V <sub>VCC</sub> - 0.7V			V	A
8.3	Leakage current (tri-state)	V <sub>CS</sub> = V <sub>VCC</sub> , 0V < V <sub>DO</sub> < V <sub>VCC</sub>		I <sub>DO</sub>	-10		+10	μA	A


\*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1 ms.

## 8. Serial Interface: Timing

Parameters	Test Conditions	Pin	Timing Chart No.	Symbol	Min.	Typ.	Max.	Unit
DO enable after CS falling edge	$C_{DO} = 100 \text{ pF}$	13	1	$t_{ENDO}$			200	ns
DO disable after CS rising edge	$C_{DO} = 100 \text{ pF}$	13	2	$t_{DISDO}$			200	ns
DO fall time	$C_{DO} = 100 \text{ pF}$	13	-	$t_{DOF}$			100	ns
DO rise time	$C_{DO} = 100 \text{ pF}$	13	-	$t_{DOR}$			100	ns
DO valid time	$C_{DO} = 100 \text{ pF}$	13	10	$t_{DOVal}$			200	ns
CS setup time		17	4	$t_{CSSethl}$	225			ns
CS setup time		17	8	$t_{CSSethh}$	225			ns
CS high time	Input register bit 14 (SCT) = high	17	9	$t_{CSh}$	17			ms
CS high time	Input register bit 14 (SCT) = low	17	9	$t_{CSh}$	2.1			ms
CLK high time		18	5	$t_{CLKh}$	225			ns
CLK low time		18	6	$t_{CLKl}$	225			ns
CLK period time		18	-	$t_{CLKp}$	500			ns
CLK setup time		18	7	$t_{CLKsethl}$	225			ns
CLK setup time		18	3	$t_{CLKsethh}$	225			ns
DI setup time		19	11	$t_{DIset}$	40			ns
DI hold time		19	12	$t_{DIhold}$	40			ns

Figure 8-1. Serial Interface Timing Diagram with Chart Numbers



Inputs DI, CLK, CS: High level =  $0.7 \times V_{CC}$ , low level =  $0.2 \times V_{CC}$   
 Output DO: High level =  $0.8 \times V_{CC}$ , low level =  $0.2 \times V_{CC}$


## 9. Noise and Surge Immunity

Parameters	Test Conditions	Value
Conducted interferences	ISO 7637-1	Level 4 <sup>(1)</sup>
Interference suppression	VDE 0879 Part 2	Level 5
ESD (Human Body Model)	ESD S 5.1	4 kV
CDM (Charge Device Model)	ESD STM5.3	500V
MM (Machine Model)	ESD STM5.2	200V

Note: 1. Test pulse 5:  $V_{vbmax} = 40V$

## 10. Application Circuit

Figure 10-1. Application Circuit



## 10.1 Application Notes

- Connect the blocking capacitors at  $V_{CC}$  and  $V_S$  as close as possible to the power supply and GND pins.
- Recommended value for capacitors at  $V_S$ :  
Electrolytic capacitor  $C > 22 \mu\text{F}$  in parallel with a ceramic capacitor  $C = 100 \text{ nF}$ . Value for electrolytic capacitor depends on external loads, conducted interferences and reverse-conducting current IHSX (see [Section 4. "Absolute Maximum Ratings" on page 8](#)).
- Recommended value for capacitors at VCC:  
Electrolytic capacitor  $C > 10 \mu\text{F}$  in parallel with a ceramic capacitor  $C = 100 \text{ nF}$ .
- To reduce thermal resistance, place cooling areas on the PCB as close as possible to GND pins and to the die paddle in QFN24.

## 11. Ordering Information


Extended Type Number	Package	Remarks
ATA6838-PXQW	QFN24	Taped and reeled, Pb-free

## 12. Package Information

Package: QFN 24 - 5 x 5  
 Exposed pad 3.6 x 3.6  
 (acc. JEDEC OUTLINE No. MO-220)

Dimensions in mm

Not indicated tolerances  $\pm 0.05$



Drawing-No.: 6.543-5122.01-4

Issue: 1; 15.11.05



## 13. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History
4954D-AUTO-10/08	<ul style="list-style-type: none"> <li>• Features on page 1 changed</li> <li>• Table 2-1 "Pin Description QFN242" on pages 3 to 4 changed</li> <li>• Section 4 "Abs.Max.Ratings" on page 8 changed</li> <li>• Section 5 "Thermal Resistance" on page 8 changed</li> <li>• Section 6 "Operating Range" on page 8 changed</li> <li>• Section 7 "Electrical Characteristics" numbers 1.1, 1.2, 1.6, 4.1 to 4.7, 5.3, 5.4 and 5.6 to 5.9 on pages 9 to 10 changed</li> <li>• Section 8 "Serial Interface: Timing" on page 12 changed</li> <li>• Section 9 "Noise and Surge Immunity" on page 14 changed</li> <li>• Section 11 "Ordering Information" on page 16 changed</li> </ul>
4954C-AUTO-09/07	<ul style="list-style-type: none"> <li>• Section 7 "Electrical Characteristics" numbers 5.15 and 5.16 on page 10 changed</li> <li>• Section 9 "Noise and Surge Immunity" on page 14 changed</li> </ul>
4954B-AUTO-07/07	<ul style="list-style-type: none"> <li>• Put datasheet in a new template</li> <li>• Section 7 "Electrical Characteristics" numbers 1.5, 3.1, 5.15 and 8.2 on pages 9 to 11 changed</li> </ul>



## Headquarters

---

**Atmel Corporation**  
2325 Orchard Parkway  
San Jose, CA 95131  
USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 487-2600

## International

---

**Atmel Asia**  
Unit 1-5 & 16, 19/F  
BEA Tower, Millennium City 5  
418 Kwun Tong Road  
Kwun Tong, Kowloon  
Hong Kong  
Tel: (852) 2245-6100  
Fax: (852) 2722-1369

**Atmel Europe**  
Le Krebs  
8, Rue Jean-Pierre Timbaud  
BP 309  
78054  
Saint-Quentin-en-Yvelines Cedex  
France  
Tel: (33) 1-30-60-70-00  
Fax: (33) 1-30-60-71-11

**Atmel Japan**  
9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
Tel: (81) 3-3523-3551  
Fax: (81) 3-3523-7581

## Product Contact

---

**Web Site**  
[www.atmel.com](http://www.atmel.com)

**Technical Support**  
[auto\\_control@atmel.com](mailto:auto_control@atmel.com)

**Sales Contact**  
[www.atmel.com/contacts](http://www.atmel.com/contacts)

**Literature Requests**  
[www.atmel.com/literature](http://www.atmel.com/literature)

---

**Disclaimer:** The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.