#### Features

- Single Voltage Read/Write Operation: 2.65V to 3.3V (BV), 3.0V to 3.6V (LV)
- Access Time 85 ns
- Sector Erase Architecture
  - Sixty-three 32K Word (64K Byte) Sectors with Individual Write Lockout
  - Eight 4K Word (8K Byte) Sectors with Individual Write Lockout
- Fast Word Program Time 15 μs
- Fast Sector Erase Time 200 ms
- Dual-plane Organization, Permitting Concurrent Read while Program/Erase Memory Plane A: Eight 4K Word and Fifteen 32K Word Sectors Memory Plane B: Forty-eight 32K Word Sectors
- Erase Suspend Capability
  - Supports Reading/Programming Data from Any Sector by Suspending Erase of Any Different Sector
- Low-power Operation
  - 25 mA Active
  - 10 µA Standby
- Data Polling, Toggle Bit, Ready/Busy for End of Program Detection
- RESET Input for Device Initialization
- Sector Lockdown Support
- TSOP and CBGA Package Options
- Top or Bottom Boot Block Configuration Available
- 128-bit Protection Register

#### Description

The AT49BV/LV3218(T) is a 2.65- to 3.3-volt (BV)/3.0V to 3.6V (LV) 32-megabit Flash memory organized as 2,097,152 words of 16 bits each or 4,194,304 bytes of 8 bits each. The x16 data appears on I/O0 - I/O15; the x8 data appears on I/O0 - I/O7. The memory is divided into 71 sectors for erase operations. The device is offered in 48-lead TSOP and 48-ball CBGA packages. The device has CE and OE control signals to avoid any bus contention. This device can be read or reprogrammed using a single 2.65V power supply, making it ideally suited for in-system programming.

#### **Pin Configurations**

Pin Name	Function
A0 - A20	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Reset
RDY/BUSY	READY/BUSY Output
VPP	Optional Power Supply
I/O0 - I/O14	Data Inputs/Outputs
I/O15 (A-1)	I/O15 (Data Input/Output, Word Mode) A-1 (LSB Address Input, Byte Mode)
BYTE	Selects Byte or Word Mode
NC	No Connect



32-megabit (2M x 16/4M x 8) 3-volt Only Flash Memory


# AT49BV3218 AT49BV3218T AT49LV3218 AT49LV3218T

Not Recommended for New Designs. New Designs Should Use AT49BV/LV320(T)/321(T)









Note: \*Either pin 13 or pin 14 (TSOP package) or ball B3 or ball C4 (CBGA package) can be connected to V<sub>PP</sub> or both pins can be unconnected.


The device powers on in the read mode. Command sequences are used to place the device in other operation modes such as program and erase. The device has the capability to protect the data in any sector (see Sector Lockdown section).

The device is segmented into two memory planes. Reads from memory plane B may be performed even while program or erase functions are being executed in memory plane A and vice versa. This operation allows improved system performance by not requiring the system to wait for a program or erase operation to complete before a read is performed. To further increase the flexibility of the device, it contains an Erase Suspend feature. This feature will put the erase on hold for any amount of time and let the user read data from or program data to any of the remaining sectors within the same memory plane. There is no reason to suspend the erase operation if the data to be read is in the other memory plane. The end of a program or an erase cycle is detected by the Ready/Busy pin, Data Polling or by the toggle bit.

A six-byte command (Enter Single Pulse Program Mode) sequence to remove the requirement of entering the three-byte program sequence is offered to further improve programming time. After entering the six-byte code, only single pulses on the write control lines are required for writing into the device. This mode (Single Pulse Byte/Word Program) is exited by powering down the device, or by pulsing the **RESET** pin low for a minimum of 500 ns and then bringing it back to V<sub>CC</sub>. Erase and Erase Suspend/Resume commands will not work while in this mode; if entered they will result in data being programmed into the device. It is not recommended that the six-byte code reside in the software of the final product but only exist in external programming code.

The  $\overline{\text{BYTE}}$  pin controls whether the device data I/O pins operate in the byte or word configuration. If the  $\overline{\text{BYTE}}$  pin is set at logic "1", the device is in word configuration, I/O0 -I/O15 are active and controlled by  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$ . If the  $\overline{\text{BYTE}}$  pin is set at logic "0", the device is in byte configuration, and only data I/O pins I/O0 - I/O7 are active and controlled by  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$ . The data I/O pins I/O8 - I/O14 are tri-stated, and the I/O15 pin is used as an input for the LSB (A-1) address function.

#### **Block Diagram**







#### Device Operation

**READ:** The AT49BV/LV3218(T) is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins are asserted on the outputs. The outputs are put in the high-impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

**COMMAND SEQUENCES:** When the device is first powered on it will be reset to the read or standby mode, depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

**RESET:** A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high-impedance state. When a high level is reasserted on the RESET pin, the device returns to the read or standby mode, depending upon the state of the control inputs.

**ERASURE:** Before a byte/word can be reprogrammed, it must be erased. The erased state of memory bits is a logical "1". The entire device can be erased by using the Chip Erase command or individual sectors can be erased by using the Sector Erase command.

**CHIP ERASE:** The entire device can be erased at one time by using the six-byte chip erase software code. After the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time to erase the chip is  $t_{EC}$ .

If the sector lockdown has been enabled, the chip erase will not erase the data in the sector that has been locked out; it will erase only the unprotected sectors. After the chip erase, the device will return to the read or standby mode.

**SECTOR ERASE:** As an alternative to a full chip erase, the device is organized into 71 sectors (SA0 - SA70) that can be individually erased. The Sector Erase command is a six-bus cycle operation. The sector address is latched on the falling  $\overline{WE}$  edge of the sixth cycle while the 30H data input command is latched on the rising edge of  $\overline{WE}$ . The sector erase starts after the rising edge of  $\overline{WE}$  of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. The maximum time to erase a section is  $t_{SEC}$ . When the sector programming lockdown feature is not enabled, the sector will erase (from the same Sector Erase command). An attempt to erase a sector that has been protected will result in the operation terminating in 2 µs.

**BYTE/WORD PROGRAMMING:** Once a memory block is erased, it is programmed (to a logical "0") on a byte-by-byte or on a word-by-word basis. Programming is accomplished via the internal device command register and is a four-bus cycle operation. The device will automatically generate the required internal program pulses.

Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is completed after the specified  $t_{BP}$  cycle time. The Data Polling feature or the Toggle Bit feature may be used to indicate the end of a program cycle.

**SECTOR LOCKDOWN:** Each sector has a programming lockdown feature. This feature prevents programming of data in the designated sectors once the feature has been enabled. These sectors can contain secure code that is used to bring up the system. Enabling the lock-down feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; any sector's usage as a write protected region is optional to the user.

At power-up or reset all sectors are unlocked. To activate the lockdown for a specific sector, the six-bus cycle Sector Lockdown command must be issued. Once a sector has been locked down, the contents of the sector is read-only and cannot be erased or programmed.

**SECTOR LOCKDOWN DETECTION:** A software method is available to determine if programming of a sector is locked down. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H within a sector will show if programming the sector is locked down. If the data on I/O0 is low, the sector can be programmed; if the data on I/O0 is high, the program lockdown feature has been enabled and the sector cannot be programmed. The software product identification exit code should be used to return to standard operation.

**SECTOR LOCKDOWN OVERRIDE:** The only way to unlock a sector that is locked down is through reset or power-up cycles. After power-up or reset, the content of a sector that is locked down can be erased and reprogrammed.

**ERASE SUSPEND/ERASE RESUME:** The Erase Suspend command allows the system to interrupt a sector erase operation and then program or read data from a different sector within the same plane. Since this device has a dual-plane architecture, there is no need to use the Erase Suspend feature while erasing a sector when you want to read data from a sector in the other plane. After the Erase Suspend command is given, the device requires a maximum time of 15 µs to suspend the erase operation. After the erase operation has been suspended, the plane that contains the suspended sector enters the erase-suspend-read mode. The system can then read data or program data to any other sector within the device. An address is not required during the Erase Suspend command. During a sector erase suspend, another sector cannot be erased. To resume the sector erase operation, the system must write the Erase Resume command is a one-bus cycle command, which does require the plane address (determined by A20 - A19). The device also supports an erase suspend during a complete chip erase. While the chip erase is suspended, the user can read from any sector within the memory that is protected. The command sequence for a chip erase suspend and a sector erase suspend are the same.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see "Operating Modes" on page 13 (for hardware operation) or "Software Product Identification Entry/Exit" on page 20. The manufacturer and device codes are the same for both modes.

**128-BIT PROTECTION REGISTER:** The device contains a 128-bit register that can be used for security purposes in system design. The protection register is divided into two 64-bit blocks. The two blocks are designated as block A and block B. The data in block A is non-changeable and is programmed at the factory with a unique number. The data in block B is programmed by the user and can be locked out such that data in the block cannot be reprogrammed. To program block B in the protection register, the four-bus cycle Program Protection Register command must be used as shown in the Command Definition table on page 7. To lock out block B, the four-bus cycle Lock Protection Register command must be used as shown in the Command Definition table. Data bit D1 must be zero during the fourth





bus cycle. All other data bits during the fourth bus cycle are don't cares. Please see the "Protection Register Addressing Table" on page 8 for the address locations in the protection register. To read the protection register, the Product ID Entry command is given followed by a normal read operation from an address within the protection register. After reading the protection register, the Product ID Exit command must be given prior to performing any other operation.

**DATA POLLING:** The AT49BV/LV3218(T) features Data Polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte/word loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. Data Polling may begin at any time during the program cycle. Please see "Status Bit Table" on page 21 for more details.

**TOGGLE BIT:** In addition to Data Polling, the AT49BV/LV3218(T) provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the same memory plane will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

An additional toggle bit is available on I/O2, which can be used in conjunction with the toggle bit that is available on I/O6. While a sector is erase suspended, a read or a program operation from the suspended sector will result in the I/O2 bit toggling. Please see "Status Bit Table" on page 21 for more details.

**RDY/BUSY:** An open-drain Ready/Busy output pin provides another method of detecting the end of a program or erase operation. RDY/BUSY is actively pulled low during the internal program and erase cycles and is released at the completion of the cycle. The open-drain connection allows for OR-tying of several devices to the same RDY/BUSY line.

**HARDWARE DATA PROTECTION:** The Hardware Data Protection feature protects against inadvertent programs to the AT49BV/LV3218(T) in the following ways: (a)  $V_{CC}$  sense: if  $V_{CC}$  is below 1.8V (typical), the program function is inhibited. (b)  $V_{CC}$  power-on delay: once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit: holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a 2.65V to 3.3V power supply, the address inputs and control inputs ( $\overline{OE}$ ,  $\overline{CE}$  and  $\overline{WE}$ ) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to V<sub>CC</sub> + 0.6V.

### Command Definition in Hex<sup>(1)</sup>

Command	Bus		Bus cle	2nd I Cyc			Bus cle		ı Bus ycle	5th Cy		6th E Cyc	
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D <sub>OUT</sub>										
Chip Erase	6	555	AA	AAA <sup>(2)</sup>	55	555	80	555	AA	AAA	55	555	10
Sector Erase	6	555	AA	AAA	55	555	80	555	AA	AAA	55	SA <sup>(3)(4)</sup>	30
Byte/Word Program	4	555	AA	AAA	55	555	A0	Addr	D <sub>IN</sub>				
Enter Single Pulse Program Mode	6	555	AA	AAA	55	555	80	555	AA	ΑΑΑ	55	555	A0
Single Pulse Byte/Word Program	1	Addr	D <sub>IN</sub>										
Sector Lockdown	6	555	AA	AAA	55	555	80	555	AA	AAA	55	SA <sup>(3)(4)</sup>	60
Erase Suspend	1	XXX	B0										
Erase Resume	1	PA <sup>(5)</sup>	30										
Product ID Entry	3	555	AA	AAA	55	555	90						
Product ID Exit <sup>(6)</sup>	3	555	AA	AAA	55	555	F0						
Product ID Exit <sup>(6)</sup>	1	XXX	F0										
Program Protection Register	4	555	AA	AAA	55	555	CO	Addr	D <sub>IN</sub>				
Lock Protection Register - Block B	4	555	AA	AAA	55	555	CO	080	X0				
Status of Block B Protection	4	555	AA	AAA	55	555	90	80	D <sub>OUT</sub> <sup>(7)</sup>				

Notes: 1. The DATA FORMAT shown for each bus cycle is as follows; I/O7 - I/O0 (Hex). In word operation I/O15 - I/O8 are Don't Care. The ADDRESS FORMAT shown for each bus cycle is as follows: A11 - A0 (Hex). Address A20 through A11 are Don't Care in the word mode. Address A20 through A11 and A-1 are Don't Care in the byte mode.

- 2. Since A11 is a Don't Care, AAA can be replaced with 2AA.
- 3. SA = sector address. Any byte/word address within a sector can be used to designate the sector address (see pages 9 -12 for details).
- 4. Once a sector is in the lockdown mode, data in the protected sector cannot be changed unless the chip is reset or power cycled.
- 5. PA is the plane address (A20 A19).
- 6. Either one of the Product ID Exit commands can be used.
- 7. If data bit D1 is "0", block B is locked. If data bit D1 is "1", block B can be reprogrammed.

#### **Absolute Maximum Ratings\***

Temperature under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages
(including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages
with Respect to Ground0.6V to $V_{CC}$ + 0.6V
Voltage on $\overline{OE}$ and $V_{PP}$
with Respect to Ground0.6V to +13.0V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **Protection Register Addressing Table**

Word	Use	Block	A7	A6	A5	A4	A3	A2	A1	A0
0	Factory	A	1	0	0	0	0	0	0	1
1	Factory	А	1	0	0	0	0	0	1	0
2	Factory	А	1	0	0	0	0	0	1	1
3	Factory	Α	1	0	0	0	0	1	0	0
4	User	В	1	0	0	0	0	1	0	1
5	User	В	1	0	0	0	0	1	1	0
6	User	В	1	0	0	0	0	1	1	1
7	User	В	1	0	0	0	1	0	0	0

Note: 1. All address lines not specified in the above table must be 0 when accessing the protection register, i.e., A20 - A8 = 0.

#### AT49BV/LV3218 – Sector Address Table

			x8	x16	
Plane	Sector	Size (Bytes/Words)	Address Range (A20 - A-1)	Address Range (A20 - A0)	
А	SA0	8K/4K	000000 - 001FFF	00000 - 00FFF	
А	SA1	8K/4K	002000 - 003FFF	01000 - 01FFF	
А	SA2	8K/4K	004000 - 005FFF	02000 - 02FFF	
А	SA3	8K/4K	006000 - 007FFF	03000 - 03FFF	
А	SA4	8K/4K	008000 - 009FFF	04000 - 04FFF	
А	SA5	8K/4K	00A000 - 00BFFF	05000 - 05FFF	
А	SA6	8K/4K	00C000 - 00DFFF	06000 - 06FFF	
А	SA7	8K/4K	00E000 - 00FFFF	07000 - 07FFF	
А	SA8	64K/32K	010000 - 01FFFF	08000 - 0FFFF	
А	SA9	64K/32K	020000 - 02FFFF	10000 - 17FFF	
А	SA10	64K/32K	030000 - 03FFFF	18000 - 1FFFF	
А	SA11	64K/32K	040000 - 04FFFF	20000 - 27FFF	
А	SA12	64K/32K	050000 - 05FFFF	28000 - 2FFFF	
А	SA13	64K/32K	060000 - 06FFFF	30000 - 37FFF	
А	SA14	64K/32K	070000 - 07FFFF	38000 - 3FFFF	
А	SA15	64K/32K	080000 - 08FFFF	40000 - 47FFF	
А	SA16	64K/32K	090000 - 09FFFF	48000 - 4FFFF	
А	SA17	64K/32K	0A0000 - 0AFFFF	50000 - 57FFF	
А	SA18	64K/32K	0B0000 - 0BFFFF	58000 - 5FFFF	
А	SA19	64K/32K	0C0000 - 0CFFFF	60000 - 67FFF	
А	SA20	64K/32K	0D0000 - 0DFFFF	68000 - 6FFFF	
А	SA21	64K/32K	0E0000 - 0EFFFF	70000 - 77FFF	
А	SA22	64K/32K	0F0000 - 0FFFFF	78000 - 7FFFF	
В	SA23	64K/32K	100000 - 10FFFF	80000 - 87FFF	
В	SA24	64K/32K	110000 - 11FFFF	88000 - 8FFFF	
В	SA25	64K/32K	120000 - 12FFFF	90000 - 97FFF	
В	SA26	64K/32K	130000 - 13FFFF	98000 - 9FFFF	
В	SA27	64K/32K	140000 - 14FFFF	A0000 - A7FFF	
В	SA28	64K/32K	150000 - 15FFFF	A8000 - AFFFF	
В	SA29	64K/32K	160000 - 16FFFF	B0000 - B7FFF	
В	SA30	64K/32K	170000 - 17FFFF	B8000 - BFFFF	
В	SA31	64K/32K	180000 - 18FFFF	C0000 - C7FFF	
В	SA32	64K/32K	190000 - 19FFFF	C8000 - CFFFF	
В	SA33	64K/32K	1A0000 - 1AFFFF	D0000 - D7FFF	
В	SA34	64K/32K	1B0000 - 1BFFFF	D8000 - DFFFF	
В	SA35	64K/32K	1C0000 - 1CFFFF	E0000 - E7FFF	
В	SA36	64K/32K	1D0000 - 1DFFFF	E8000 - EFFFF	





## AT49BV/LV3218 – Sector Address Table (Continued)

Plane	Sector	Size (Bytes/Words)	x8 Address Range (A20 - A-1)	x16 Address Range (A20 - A0)	
В	SA37	64K/32K	1E0000 - 1EFFFF	F0000 - F7FFF	
В	SA38	64K/32K	1F0000 - 1FFFFF	F8000 - FFFFF	
В	SA39	64K/32K	200000 - 20FFFF	100000 - 107FFF	
В	SA40	64K/32K	210000 - 21FFFF	108000 - 10FFFF	
В	SA41	64K/32K	220000 - 22FFFF	110000 - 117FFF	
В	SA42	64K/32K	230000 - 23FFFF	118000 - 11FFFF	
В	SA43	64K/32K	240000 - 24FFFF	120000 - 127FFF	
В	SA44	64K/32K	250000 - 25FFFF	128000 - 12FFFF	
В	SA45	64K/32K	260000 - 26FFFF	130000 - 137FFF	
В	SA46	64K/32K	270000 - 27FFFF	138000 - 13FFFF	
В	SA47	64K/32K	280000 - 28FFFF	140000 - 147FFF	
В	SA48	64K/32K	290000 - 29FFFF	148000 - 14FFFF	
В	SA49	64K/32K	2A0000 - 2AFFFF	150000 - 157FFF	
В	SA50	64K/32K	2B0000 - 2BFFFF	158000 - 15FFFF	
В	SA51	64K/32K	2C0000 - 2CFFFF	160000 - 167FFF	
В	SA52	64K/32K	2D0000 - 2DFFFF	168000 - 16FFFF	
В	SA53	64K/32K	2E0000 - 2EFFFF	170000 - 177FFF	
В	SA54	64K/32K	2F0000 - 2FFFF	178000 - 17FFFF	
В	SA55	64K/32K	300000 - 30FFFF	180000 - 187FFF	
В	SA56	64K/32K	310000 - 31FFFF	188000 - 18FFFF	
В	SA57	64K/32K	320000 - 32FFFF	190000 - 197FFF	
В	SA58	64K/32K	330000 - 33FFFF	198000 - 19FFFF	
В	SA59	64K/32K	340000 - 34FFFF	1A0000 - 1A7FFF	
В	SA60	64K/32K	350000 - 35FFFF	1A8000 - 1AFFFF	
В	SA61	64K/32K	360000 - 36FFFF	1B0000 - 1B7FFF	
В	SA62	64K/32K	370000 - 37FFFF	1B8000 - 1BFFFF	
В	SA63	64K/32K	380000 - 38FFFF	1C0000 - 1C7FFF	
В	SA64	64K/32K	390000 - 39FFFF	1C8000 - 1CFFFF	
В	SA65	64K/32K	3A0000 - 3AFFFF	1D0000 - 1D7FFF	
В	SA66	64K/32K	3B0000 - 3BFFFF	1D8000 - 1DFFFF	
В	SA67	64K/32K	3C0000 - 3CFFFF	1E0000 - 1E7FFF	
В	SA68	64K/32K	3D0000 - 3DFFFF	1E8000 - 1EFFFF	
В	SA69	64K/32K	3E0000 - 3EFFFF	1F0000 -1F7FFF	
В	SA70	64K/32K	3F0000 - 3FFFFF	1F8000 - 1FFFF	

#### AT49BV/LV3218T – Sector Address Table

			x8	x16		
Plane	Sector	Size (Bytes/Words)	Address Range (A20 - A-1)	Address Range (A20 - A0)		
В	SA0	64K/32K	000000 - 00FFFF	00000 - 07FFF		
В	SA1	64K/32K	010000 - 01FFFF	08000 - 0FFFF		
В	SA2	64K/32K	020000 - 02FFFF	10000 - 17FFF		
В	SA3	64K/32K	030000 - 03FFFF	18000 - 1FFFF		
В	SA4	64K/32K	040000 - 04FFFF	20000 - 27FFF		
В	SA5	64K/32K	050000 - 05FFFF	28000 - 2FFFF		
В	SA6	64K/32K	060000 - 06FFFF	30000 - 37FFF		
В	SA7	64K/32K	070000 - 07FFFF	38000 - 3FFFF		
В	SA8	64K/32K	080000 - 08FFFF	40000 - 47FFF		
В	SA9	64K/32K	090000 - 09FFFF	48000 - 4FFFF		
В	SA10	64K/32K	0A0000 - 0AFFFF	50000 - 57FFF		
В	SA11	64K/32K	0B0000 - 0BFFFF	58000 - 5FFFF		
В	SA12	64K/32K	0C0000 - 0CFFFF	60000 - 67FFF		
В	SA13	64K/32K	0D0000 - 0DFFFF	68000 - 6FFFF		
В	SA14	64K/32K	0E0000 - 0EFFFF	70000 - 77FFF		
В	SA15	64K/32K	0F0000 - 0FFFFF	78000 - 7FFFF		
В	SA16	64K/32K	100000 - 10FFFF	80000 - 87FFF		
В	SA17	64K/32K	110000 - 11FFFF	88000 - 8FFFF		
В	SA18	64K/32K	120000 - 12FFFF	90000 - 97FFF		
В	SA19	64K/32K	130000 - 13FFFF	98000 - 9FFFF		
В	SA20	64K/32K	140000 - 14FFFF	A0000 - A7FFF		
В	SA21	64K/32K	150000 - 15FFFF	A8000 - AFFFF		
В	SA22	64K/32K	160000 - 16FFFF	B0000 - B7FFF		
В	SA23	64K/32K	170000 - 17FFFF	B8000 - BFFFF		
В	SA24	64K/32K	180000 - 18FFFF	C0000 - C7FFF		
В	SA25	64K/32K	190000 - 19FFFF	C8000 - CFFFF		
В	SA26	64K/32K	1A0000 - 1AFFFF	D0000 - D7FFF		
В	SA27	64K/32K	1B0000 - 1BFFFF	D8000 - DFFFF		
В	SA28	64K/32K	1C0000 - 1CFFFF	E0000 - E7FFF		
В	SA29	64K/32K	1D0000 - 1DFFFF	E8000 - EFFFF		
В	SA30	64K/32K	IE0000 - IEFFFF	F0000 - F7FFF		
В	SA31	64K/32K	1F0000 - 1FFFFF	F8000 - FFFFF		
В	SA32	64K/32K	200000 - 20FFFF	100000 - 107FFF		
В	SA33	64K/32K	210000 - 21FFFF	108000 - 10FFFF		
В	SA34	64K/32K	220000 - 22FFFF	110000 - 117FFF		
В	SA35	64K/32K	230000 - 23FFFF	118000 - 11FFFF		
В	SA36	64K/32K	240000 - 24FFFF	120000 - 127FFF		





### AT49BV/LV3218T – Sector Address Table (Continued)

			x8	x16	
Plane	Sector	Size (Bytes/Words)	Address Range (A20 - A-1)	Address Range (A20 - A0)	
В	SA37	64K/32K	250000 - 25FFFF	128000 - 12FFFF	
В	SA38	64K/32K	260000 - 26FFFF	130000 - 137FFF	
В	SA39	64K/32K	270000 - 27FFFF	138000 - 13FFFF	
В	SA40	64K/32K	280000 - 28FFFF	140000 - 147FFF	
В	SA41	64K/32K	290000 - 29FFFF	148000 - 14FFFF	
В	SA42	64K/32K	2A0000 - 2AFFFF	150000 - 157FFF	
В	SA43	64K/32K	2B0000 - 2BFFFF	158000 - 15FFFF	
В	SA44	64K/32K	2C0000 - 2CFFFF	160000 - 167FFF	
В	SA45	64K/32K	2D0000 - 2DFFFF	168000 - 16FFFF	
В	SA46	64K/32K	2E0000 - 2EFFFF	170000 - 177FFF	
В	SA47	64K/32K	2F0000 - 2FFFFF	178000 - 17FFFF	
А	SA48	64K/32K	300000 - 30FFFF	180000 - 187FFF	
А	SA49	64K/32K	310000 - 31FFFF	188000 - 18FFFF	
А	SA50	64K/32K	320000 - 32FFFF	190000 - 197FFF	
А	SA51	64K/32K	330000 - 33FFFF	198000 - 19FFFF	
А	SA52	64K/32K	340000 - 34FFFF	1A0000 - 1A7FFF	
А	SA53	64K/32K	350000 - 35FFFF	1A8000 - 1AFFFF	
А	SA54	64K/32K	360000 - 36FFFF	1B0000 - 1B7FFF	
А	SA55	64K/32K	370000 - 37FFFF	1B8000 - 1BFFFF	
А	SA56	64K/32K	380000 - 38FFFF	1C0000 - 1C7FFF	
А	SA57	64K/32K	390000 - 39FFFF	1C8000 - 1CFFFF	
А	SA58	64K/32K	3A0000 - 3AFFFF	1D0000 - 1D7FFF	
А	SA59	64K/32K	3B0000 - 3BFFFF	1D8000 - 1DFFFF	
А	SA60	64K/32K	3C0000 - 3CFFFF	1E0000 - 1E7FFF	
А	SA61	64K/32K	3D0000 - 3DFFFF	1E8000 - 1EFFFF	
А	SA62	64K/32K	3E0000 - 3EFFFF	1F0000 - 1F7FFF	
А	SA63	8K/4K	3F0000 - 3F1FFF	1F8000 - 1F8FFF	
А	SA64	8K/4K	3F2000 - 3F3FFF	1F9000 - 1F9FFF	
А	SA65	8K/4K	3F4000 - 3F5FFF	1FA000 - 1FAFFF	
А	SA66	8K/4K	3F6000 - 3F7FFF	1FB000 - 1FBFFF	
А	SA67	8K/4K	3F8000 - 3F9FFF	1FC000 - 1FCFFF	
А	SA68	8K/4K	3FA000 - 3FBFFF	1FD000 - 1FDFFF	
А	SA69	8K/4K	3FC000 - 3FDFFF	1FE000 - 1FEFFF	
А	SA70	8K/4K	3FE000 - 3FFFFF	1FF000 - 1FFFFF	

#### **DC and AC Operating Range**

		AT49BV/LV3218(T)-85	AT49BV/LV3218(T)-90	AT49BV/LV3218(T)-11
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		2.65V to 3.3V/3.0V to 3.6V	2.65V to 3.3V/3.0V to 3.6V	2.65V to 3.3V/3.0V to 3.6V

#### **Operating Modes**

Mode	CE	ŌE	WE	RESET	Ai	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Ai	D <sub>OUT</sub>
Program/Erase <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Ai	D <sub>IN</sub>
Standby/Program Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	х	V <sub>IH</sub>	X	High-Z
Drogrom Inhibit	х	х	V <sub>IH</sub>	V <sub>IH</sub>		
Program Inhibit	x	V <sub>IL</sub>	х	V <sub>IH</sub>		
Output Disable	x	V <sub>IH</sub>	х	V <sub>IH</sub>		High-Z
Reset	x	х	х	V <sub>IL</sub>	Х	High-Z
Product Identification						
Llordwore	V	V	N	M	A1 - A20 = $V_{IL}$ , A9 = $V_{H}^{(3)}$ , A0 = $V_{IL}$	Manufacturer Code <sup>(4)</sup>
Hardware	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	A1 - A20 = $V_{IL}$ , A9 = $V_{H}^{(3)}$ , A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>					$A0 = V_{IL}, A1 - A20 = V_{IL}$	Manufacturer Code <sup>(4)</sup>
Sonware				V <sub>IH</sub>	$A0 = V_{IH}, A1 - A20 = V_{IL}$	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>. 2. Refer to AC programming waveforms on page 19.

3.  $V_{\rm H} = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1FH (x8); 001FH (x16), Device Code: 00D8H - AT49BV/LV3218; 00D9H - AT49BV/LV3218T.

5. See details under "Software Product Identification Entry/Exit" on page 20.

#### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$		10	μA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE} = 2.0V$ to $V_{CC}$		1	mA
I <sub>SB3</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub> , V <sub>CC</sub> = 2.85V		10	μA
I <sub>CC</sub> <sup>(1)</sup>	V <sub>CC</sub> Active Read Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		25	mA
I <sub>CC1</sub>	V <sub>CC</sub> Programming Current			45	mA
I <sub>PP1</sub>	V <sub>PP</sub> Input Load Current			100	μA
V <sub>IL</sub>	Input Low Voltage			0.6	V
V <sub>IH</sub>	Input High Voltage		2.0		V
V <sub>OL1</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>OL2</sub>	Output Low Voltage	I <sub>OL</sub> = 1.0 mA		0.20	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OH2</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA	2.5		V

Note: 1. In the erase mode,  $I_{CC}$  is 65 mA.






#### **AC Read Characteristics**

		AT49BV/LV3218(T)-85		AT49BV/LV3218(T)-90		AT49BV/LV3218(T)-11		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		85		90		110	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		85		90		110	ns
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	0	40	0	40	0	50	ns
t <sub>DF</sub> <sup>(3)(4)</sup>	$\overline{CE}$ or $\overline{OE}$ to Output Float	0	25	0	25	0	30	ns
t <sub>OH</sub>	Output Hold from $\overline{OE}$ , $\overline{CE}$ or Address, whichever occurred first	0		0		0		ns
t <sub>RO</sub>	RESET to Output Delay		100		100		100	ns


#### AC Read Waveforms<sup>(1)(2)(3)(4)</sup>



- 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ . Note:
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
    t<sub>DF</sub> is specified from OE or CE, whichever occurs first (CL = 5 pF).


  - 4. This parameter is characterized and is not 100% tested.

#### Input Test Waveforms and Measurement Level



t<sub>R</sub>, t<sub>F</sub> < 5 ns

#### **Output Test Load**



#### **Pin Capacitance**

f = 1 MHz, T =  $25^{\circ}C^{(1)}$ 

Symbol	Тур	Мах	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.






### AC Byte/Word Load Characteristics


Symbol	Parameter	Min	Max	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Setup Time	0		ns
t <sub>AH</sub>	Address Hold Time	90		ns
t <sub>CS</sub>	Chip Select Setup Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
t <sub>wP</sub>	Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ )	50		ns
t <sub>DS</sub>	Data Setup Time	50		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE Hold Time	0		ns
t <sub>wPH</sub>	Write Pulse Width High	35		ns

### AC Byte/Word Load Waveforms

#### WE Controlled



#### **CE** Controlled




<sup>16</sup> AT49BV/LV3218(T)

Symbol	Parameter	Min	Тур	Max	Units
t <sub>BP</sub>	Byte/Word Programming Time		15	20	μs
t <sub>AS</sub>	Address Setup Time	0			ns
t <sub>AH</sub>	Address Hold Time	90			ns
t <sub>DS</sub>	Data Setup Time	50			ns
t <sub>DH</sub>	Data Hold Time	0			ns
t <sub>WP</sub>	Write Pulse Width	50			ns
t <sub>WPH</sub>	Write Pulse Width High	35			ns
t <sub>WC</sub>	Write Cycle Time	85			ns
t <sub>SR/W</sub>	Latency between Read and Write Operations	50			ns
t <sub>RP</sub>	Reset Pulse Width	500			ns
t <sub>RH</sub>	Reset High Time before Read	50			ns
t <sub>EC</sub>	Chip Erase Cycle Time		13		seconds
t <sub>SEC1</sub>	Sector Erase Cycle Time (4K Word Sectors)		60	90	ms
t <sub>SEC2</sub>	Sector Erase Cycle Time (32K Word Sectors)		200	300	ms
t <sub>ES</sub>	Erase Suspend Time			15	μs

### **Program Cycle Characteristics**


### **Program Cycle Waveforms**







#### Sector or Chip Erase Cycle Waveforms



- Notes: 1.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.
  - 2. For chip erase, the address should be 555. For sector erase, the address depends on what sector is to be erased. (See note 3 under Command Definitions.)
  - 3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H.


### Data Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

1. These parameters are characterized and not 100% tested. Notes:

2. See t<sub>OF</sub> spec in "AC Read Characteristics" on page 14.

#### **Data Polling Waveforms**




#### **Toggle Bit Characteristics**<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	OE High Pulse	50			ns
t <sub>wR</sub>	Write Recovery Time	0			ns
lotes: 1.	These parameters are characterized and not 100% tested.	÷			•

1. These parameters are characterized and not 100% tested.

2. See t<sub>OE</sub> spec in "AC Read Characteristics" on page 14.

#### Toggle Bit Waveforms<sup>(1)(2)(3)</sup>




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- The t<sub>OEHP</sub> specification must be met by the toggling input(s). 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.






# Software Product Identification Entry<sup>(1)</sup>



# Software Product Identification Exit<sup>(1)(6)</sup>




- Notes: 1. Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A11 - A0 (Hex), A-1, and A11 - A20 (Don't Care).
  - 2. A1 A20 =  $V_{IL}$ . Manufacturer Code is read for A0 =  $V_{IL}$ ; Device Code is read for A0 =  $V_{IH}$ .
  - 3. The device does not remain in identification mode if powered down.
  - 4. The device returns to standard operation mode.
  - 5. Manufacturer Code: 1FH(x8); 001FH(x16) Device Code: 00D8H - AT49BV/LV3218 00D9H - AT49BV/LV3218T

AT49BV/LV3218(T)

Either one of the Product ID Exit commands can be used.

### Sector Lockdown Enable Algorithm<sup>(1)</sup>



- Notes: 1. Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A11 - A0 (Hex), A-1, and A11 - A20 (Don't Care).
  - 2. Sector Lockdown feature enabled.

2452F-FLASH-10/02

#### **Status Bit Table**

			Status	Bit		
-	I/07		I/O6		I/O2	
Read Address In	Plane A	Plane B	Plane A	Plane B	Plane A	Plane B
While						
Programming in Plane A	<u>l/07</u>	DATA	TOGGLE	DATA	1	DATA
Programming in Plane B	DATA	1/07	DATA	TOGGLE	DATA	1
Erasing in Plane A	0	DATA	TOGGLE	DATA	TOGGLE	DATA
Erasing in Plane B	DATA	0	DATA	TOGGLE	DATA	TOGGLE
Erase Suspended & Read Erasing Sector	1	1	1	1	TOGGLE	TOGGLE
Erase Suspended & Read Non-erasing Sector	DATA	DATA	DATA	DATA	DATA	DATA
Erase Suspended & Program Non-erasing Sector in Plane A	1/07	DATA	TOGGLE	DATA	TOGGLE	DATA
Erase Suspended & Program Non-erasing Sector in Plane B	DATA	1/07	DATA	TOGGLE	DATA	TOGGLE





### AT49BV3218(T) Ordering Information

t <sub>ACC</sub>	I <sub>cc</sub>	(mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
85	25	0.01	AT49BV3218-85CI AT49BV3218-85TI	48C16 48T	Industrial (-40° to 85°C)	
90	25	0.01	AT49BV3218-90CI AT49BV3218-90TI	48C16 48T	Industrial (-40° to 85°C)	
110	25	0.01	AT49BV3218-11CI AT49BV3218-11TI	48C16 48T	Industrial (-40° to 85°C)	
85	25	0.01	AT49BV3218T-85CI AT49BV3218T-85TI	48C16 48T	Industrial (-40° to 85°C)	
90	25	0.01	AT49BV3218T-90CI AT49BV3218T-90TI	48C16 48T	Industrial (-40° to 85°C)	
110	25	0.01	AT49BV3218T-11CI AT49BV3218T-11TI	48C16 48T	Industrial (-40° to 85°C)	

### AT49LV3218(T) Ordering Information


t <sub>ACC</sub>	I <sub>cc</sub>	I <sub>CC</sub> (mA)			
(ns)	Active	Standby	Ordering Code	Package	<b>Operation Range</b>
90	25	0.01	AT49LV3218-90CI AT49LV3218-90TI	48C16 48T	Industrial (-40° to 85°C)
90	25	0.01	AT49LV3218T-90CI AT49LV3218T-90TI	48C16 48T	Industrial (-40° to 85°C)

	Package Type
48C16	48-ball, Plastic Chip-Size Ball Grid Array Package (CBGA)
48T	48-lead, Plastic Thin Small Outline Package (TSOP)

# 22 AT49BV/LV3218(T)

#### **Packaging Information**


#### 48C16 – CBGA







#### 48T – TSOP





#### **Atmel Headquarters**

*Corporate Headquarters* 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

#### **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site http://www.atmel.com

#### © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

Printed on recycled paper.