Features

- 100% Compatible to AT45D041
- Single 4.5V 5.5V Supply
- Serial Interface Architecture
- Page Program Operation
 - Single Cycle Reprogram (Erase and Program)
- 2048 Pages (264 Bytes/Page) Main Memory
- Optional Page and Block Erase Operations
- Two 264-byte SRAM Data Buffers Allows Receiving of Data while Reprogramming of Nonvolatile Memory
- Continuous Read Capability through Entire Array
- Internal Program and Control Timer
- Low Power Dissipation
 - 15 mA Active Read Current Typical
 - 10 µA CMOS Standby Current Typical
- 15 MHz Max Clock Frequency
- Hardware Data Protection Feature
- Serial Peripheral Interface (SPI) Compatible Modes 0 and 3
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

Description

The AT45D041A is a 5-volt only, serial interface Flash memory suitable for insystem reprogramming. Its 4,325,376 bits of memory are organized as 2048 pages of 264 bytes each. In addition to the main memory, the AT45D041A also contains two SRAM data buffers of 264 bytes each. The buffers allow receiving of data while a page in the main memory is being reprogrammed. Unlike conventional Flash *(continued)*

RD

Pin Configurations

| Pin Name | Function |
|----------|------------------------------------|
| CS | Chip Select |
| SCK | Serial Clock |
| SI | Serial Input |
| SO | Serial Output |
| WP | Hardware Page Write Protect Pin |
| RESET | Chip Reset |
| RDY/BUSY | Ready/Busy |

| | | ΡL | .CC | | |
|-----------------|-------------------|-----------------|-------|-----------------|-------------------|
| | NS S | | N N | Ŷ | |
| | ت قر | ם ב | | | 1 |
| SCK 🗆 | 5 | ° ∾ ⊢ C | 32 | ଳ 29 | |
| SI 🗆 | 6 | | | 28 | □ RESET |
| SO 🗆 | 7 | | | 27 | RDY/BUS |
| NC 🗆 | 8 | | | 26 | D NC |
| NC 🗆 | 9 | | | 25 | D NC |
| NC 🗆 | 10 | | | 24 | □ NC |
| NC 🗆 | 11 | | | 23 | D NC |
| NC 🗆 | 12 | | | 22 | D NC |
| NC 🗆 | 13 _{4 u} | 9 1 | യത | ຊ ²¹ | D NC |
| | <u> </u> | - - | - E E | | J |
| | NC | | NN | NCI | |
| Note: and 17 | | - | | | oins 16 NNECT. |
| | | | | | |

| | TSOP Top View Type 1 | |
|-------|-------------------------|---------|
| | 1 | 28 🗆 NC |
| RESET | 20 | 27 🗖 NC |
| WP 📖 | 3 | 26 🔲 NC |
| NC 🗆 | 4 | 25 🗖 NC |
| NC 🗆 | 5 | 24 🗖 NC |
| VCC 🖂 | 6 | 23 🗖 NC |
| GND 🗆 | 7 | 22 🗖 NC |
| NC 🖂 | 8 | 21 🗖 NC |
| NC 🖂 | 9 | 20 🗖 NC |
| NC 🗆 | 10 | 19 🗖 NC |
| CS 🖂 | 11 | 18 🗖 NC |
| SCK 🗀 | 12 | 17 🗖 NC |
| SI 🗖 | 13 | 16 🗖 NC |
| SO 🗆 | 14 | 15 🗖 NC |
| | | |

| | SC | DIC | | |
|-------|----|-----|---|----------|
| | | | 1 | |
| GND | 1 | 28 | | VCC |
| NC 🗆 | 2 | 27 | | NC |
| NC 🗆 | 3 | 26 | | NC |
| CS 🖂 | 4 | 25 | | WP |
| SCК 🖂 | 5 | 24 | | RESET |
| SI 🖂 | 6 | 23 | | RDY/BUSY |
| so 🗆 | 7 | 22 | | NC |
| NC 🗆 | 8 | 21 | | NC |
| NC 🗆 | 9 | 20 | | NC |
| NC 🗆 | 10 | 19 | | NC |
| NC 🗆 | 11 | 18 | | NC |
| NC 🗆 | 12 | 17 | | NC |
| NC 🗆 | 13 | 16 | | NC |
| | 14 | 15 | | NC |



4-megabit 5-volt Only Serial DataFlash[®]

AT45D041A

Recommend using AT45DB041B for new designs.

Rev. 1496D-01/01






memories that are accessed randomly with multiple address lines and a parallel interface, the DataFlash uses a serial interface to sequentially access its data. The simple serial interface facilitates hardware layout, increases system reliability, minimizes switching noise, and reduces package size and active pin count. The device is optimized for use in many commercial and industrial applications where high-density, low-pin count, low-voltage, and lowpower are essential. Typical applications for the DataFlash are digital voice storage, image storage, and data storage. The device operates at clock frequencies up to 15 MHz with a typical active read current consumption of 15 mA. To allow for simple in-system reprogrammability, the AT45D041A does not require high input voltages for programming. The device operates from a single power supply, 4.5V to 5.5V, for both the program and read operations. The AT45D041A is enabled through the chip select pin (\overline{CS}) and accessed via a three-wire interface consisting of the Serial Input (SI), Serial Output (SO), and the Serial Clock (SCK).

All programming cycles are self-timed, and no separate erase cycle is required before programming.


Block Diagram



Memory Array

To provide optimal flexibility, the memory array of the AT45D041A is divided into three levels of granularity comprising of sectors, blocks, and pages. The Memory Architecture Diagram illustrates the breakdown of each level and details the number of pages per sector and block. All program operations to the DataFlash occur on a page by page basis; however, the optional erase operations can be performed at the block or page level.

Memory Architecture Diagram



Device Operation

The device operation is controlled by instructions from the host processor. The list of instructions and their associated opcodes are contained in Tables 1 through 4. A valid instruction starts with the falling edge of \overline{CS} followed by the appropriate 8-bit opcode and the desired buffer or main memory address location. While the \overline{CS} pin is low, toggling the SCK pin controls the loading of the opcode and the desired buffer or main memory address location through the SI (serial input) pin. All instructions, addresses, and data are transferred with the most significant bit (MSB) first.

Buffer addressing is referenced in the datasheet using the terminology BFA8-BFA0 to denote the nine address bits required to designate a byte address within a buffer. Main memory addressing is referenced using the terminology PA10-PA0 and BA8-BA0 where PA10-PA0 denotes the 11 address bits required to designate a page address and BA8-BA0 denotes the nine address bits required to designate a page address and BA8-BA0 denotes the nine address bits required to designate a byte address within the page.

Read Commands

By specifying the appropriate opcode, data can be read from the main memory or from either one of the two data buffers. The DataFlash supports two categories of read modes in relation to the SCK signal. The differences between the modes are in respect to the inactive state of the SCK signal as well as which clock cycle data will begin to be output. The two categories, which are comprised of four modes total, are defined as Inactive Clock Polarity Low or Inactive Clock Polarity High and SPI Mode 0 or SPI Mode 3. A separate opcode (refer to Table 1 for a complete list) is used to select which category will be used for reading. Please refer to the "Detailed Bit-level Read Timing" diagrams in this datasheet for details on the clock cycle sequences for each mode.

AT45D041A

CONTINUOUS ARRAY READ: By supplying an initial starting address for the main memory array, the Continuous Array Read command can be utilized to sequentially read a continuous stream of data from the device by simply providing a clock signal; no additional addressing information or control signals need to be provided. The DataFlash incorporates an internal address counter that will automatically increment on every clock cycle, allowing one continuous read operation without the need of additional address sequences. To perform a continuous read, an opcode of 68H or E8H must be clocked into the device followed by 24 address bits and 32 don't care bits. The first four bits of the 24-bit address sequence are reserved for upward and downward compatibility to larger and smaller density devices (see Notes under "Command Sequence for Read/Write Operations" diagram). The next 11 address bits (PA10-PA0) specify which page of the main memory array to read, and the last nine bits (BA8-BA0) of the 24-bit address sequence specify the starting byte address within the page. The 32 don't care bits that follow the 24 address bits are needed to initialize the read operation. Following the 32 don't care bits, additional clock pulses on the SCK pin will result in serial data being output on the SO (serial output) pin.





The \overline{CS} pin must remain low during the loading of the opcode, the address bits, the don't care bits, and the reading of data. When the end of a page in main memory is reached during a Continuous Array Read, the device will continue reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device will continue reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays will be incurred when wrapping around from the end of the array to the beginning of the array.

A low-to-high transition on the \overline{CS} pin will terminate the read operation and tri-state the SO pin. The maximum SCK frequency allowable for the Continuous Array Read is defined by the f_{CAR} specification. The Continuous Array Read bypasses both data buffers and leaves the contents of the buffers unchanged.

BURST ARRAY READ: The Burst Array Read operation functions almost identically to the Continuous Array Read operation but allows much higher read throughputs by utilizing faster clock frequencies. The Burst Array Read command allows the device to burst an entire page of data out at the maximum SCK frequency defined by the f_{BAR} parameter. Differences between the Burst Array Read and Continuous Array Read operations are limited to timing only. The opcodes utilized and the opcode and addressing sequence for the Burst Array Read are identical to the Continuous Array Read. The opcode of 68H or E8H must be clocked into the device followed by the 24 address bits and 32 don't care bits. Following the 32 don't care bits, additional clock pulses on the SCK pin will result in serial data being output on the SO (serial output) pin.

As with the Continuous Array Read, the \overline{CS} pin must remain low during the loading of the opcode, the address bits, the don't care bits, and the reading of data. During a Burst Array Read, when the end of a page in main memory is reached (the last bit of the page has been clocked out), the system must delay the next SCK pulse by a minimum time of t_{BRBD}. This delay is necessary to allow the device enough time to cross over the burst read boundary, which is defined as the end of one page in memory to the beginning of the next page. When the last bit in the main memory array has been read, the device will continue reading back at the beginning of the first page of memory. The transition from the last bit of the array back to the beginning of the array is also considered a burst read boundary. Therefore, the system must delay the SCK pulse that will be used to read the first bit of the memory array by a minimum time of t_{BRBD}.

A low-to-high transition on the \overline{CS} pin will terminate the read operation and tri-state the SO pin. The maximum SCK frequency allowable for the Burst Array Read is defined by

the $\rm f_{BAR}$ specification. The Burst Array Read bypasses both data buffers and leaves the contents of the buffers unchanged.

MAIN MEMORY PAGE READ: A Main Memory Page Read allows the user to read data directly from any one of the 2048 pages in the main memory, bypassing both of the data buffers and leaving the contents of the buffers unchanged. To start a page read, an opcode of 52H or D2H must be clocked into the device followed by 24 address bits and 32 don't care bits. The first four bits of the 24-bit address sequence are reserved bits, the next 11 address bits (PA10-PA0) specify the page address, and the next nine address bits (BA8-BA0) specify the starting byte address within the page. The 32 don't care bits which follow the 24 address bits are sent to initialize the read operation. Following the 32 don't care bits, additional pulses on SCK result in serial data being output on the SO (serial output) pin. The \overline{CS} pin must remain low during the loading of the opcode, the address bits, the don't care bits, and the reading of data. When the end of a page in main memory is reached during a Main Memory Page Read, the device will continue reading at the beginning of the same page. A low-to-high transition on the CS pin will terminate the read operation and tri-state the SO pin.

BUFFER READ: Data can be read from either one of the two buffers, using different opcodes to specify which buffer to read from. An opcode of 54H or D4H is used to read data from buffer 1, and an opcode of 56H or D6H is used to read data from buffer 2. To perform a Buffer Read, the eight bits of the opcode must be followed by 15 don't care bits, nine address bits, and eight don't care bits. Since the buffer size is 264-bytes, nine address bits (BFA8-BFA0) are required to specify the first byte of data to be read from the buffer. The \overline{CS} pin must remain low during the loading of the opcode, the address bits, the don't care bits, and the reading of data. When the end of a buffer is reached, the device will continue reading back at the beginning of the buffer. A low-to-high transition on the \overline{CS} pin.

STATUS REGISTER READ: The status register can be used to determine the device's ready/busy status, the result of a Main Memory Page to Buffer Compare operation, or the device density. To read the status register, an opcode of 57H or D7H must be loaded into the device. After the last bit of the opcode is shifted in, the eight bits of the status register, starting with the MSB (bit 7), will be shifted out on the SO pin during the next eight clock cycles. The five most-significant bits of the status register will contain device information, while the remaining three leastsignificant bits are reserved for future use and will have undefined values. After bit 0 of the status register has been shifted out, the sequence will repeat itself (as long as CS remains low and SCK is being toggled) starting again with bit 7. The data in the status register is constantly updated, so each repeating sequence will output new data.

AT45D041A

Status Register Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------|-------|-------|-------|-------|-------|-------|-------|
| RDY/BUSY | COMP | 0 | 1 | 1 | Х | Х | Х |

Ready/Busy status is indicated using bit 7 of the status register. If bit 7 is a 1, then the device is not busy and is ready to accept the next command. If bit 7 is a 0, then the device is in a busy state. The user can continuously poll bit 7 of the status register by stopping SCK once bit 7 has been output. The status of bit 7 will continue to be output on the SO pin, and once the device is no longer busy, the state of SO will change from 0 to 1. There are eight operations which can cause the device to be in a busy state: Main Memory Page to Buffer Transfer, Main Memory Page to Buffer Compare, Buffer to Main Memory Page Program with Built-in Erase, Buffer to Main Memory Page Program without Built-in Erase, Page Erase, Block Erase, Main Memory Page Program, and Auto Page Rewrite.

The result of the most recent Main Memory Page to Buffer Compare operation is indicated using bit 6 of the status register. If bit 6 is a 0, then the data in the main memory page matches the data in the buffer. If bit 6 is a 1, then at least one bit of the data in the main memory page does not match the data in the buffer.

The device density is indicated using bits 5, 4, and 3 of the status register. For the AT45D041A, the three bits are 0, 1, and 1. The decimal value of these three binary bits does not equate to the device density; the three bits represent a combinational code relating to differing densities of Serial DataFlash devices, allowing a total of eight different density configurations.

Program and Erase Commands

BUFFER WRITE: Data can be shifted in from the SI pin into either buffer 1 or buffer 2. To load data into either buffer, an 8-bit opcode, 84H for buffer 1 or 87H for buffer 2, must be followed by 15 don't care bits and nine address bits (BFA8-BFA0). The nine address bits specify the first byte in the buffer to be written. The data is entered following the address bits. If the end of the data buffer is reached, the device will wrap around back to the beginning of the buffer. Data will continue to be loaded into the buffer until a low-to-high transition is detected on the \overline{CS} pin.

BUFFER TO MAIN MEMORY PAGE PROGRAM WITH BUILT-IN ERASE: Data written into either buffer 1 or buffer 2 can be programmed into the main memory. To start the operation, an 8-bit opcode, 83H for buffer 1 or 86H for buffer 2, must be followed by the four reserved bits, 11 address bits (PA10-PA0) that specify the page in the main memory to be written, and nine additional don't care bits. When a low-to-high transition occurs on the CS pin, the part will first erase the selected page in main memory to all 1s and then program the data stored in the buffer into the specified page in the main memory. Both the erase and the programming of the page are internally self timed and should take place in a maximum time of t_{EP} . During this time, the status register will indicate that the part is busy.

BUFFER TO MAIN MEMORY PAGE PROGRAM WITH-OUT BUILT-IN ERASE: A previously erased page within main memory can be programmed with the contents of either buffer 1 or buffer 2. To start the operation, an 8-bit opcode, 88H for buffer 1 or 89H for buffer 2, must be followed by the four reserved bits, 11 address bits (PA10-PA0) that specify the page in the main memory to be written, and nine additional don't care bits. When a low-to-high transition occurs on the CS pin, the part will program the data stored in the buffer into the specified page in the main memory. It is necessary that the page in main memory that is being programmed has been previously erased. The programming of the page is internally self timed and should take place in a maximum time of t_p. During this time, the status register will indicate that the part is busy.

PAGE ERASE: The optional Page Erase command can be used to individually erase any page in the main memory array allowing the Buffer to Main Memory Page Program without Built-in Erase command to be utilized at a later time. To perform a Page Erase, an opcode of 81H must be loaded into the device, followed by four reserved bits, 11 address bits (PA10-PA0), and nine don't care bits. The nine address bits are used to specify which page of the memory array is to be erased. When a low-to-high transition occurs on the \overline{CS} pin, the part will erase the selected page to 1s. The erase operation is internally self-timed and should take place in a maximum time of t_{PE} . During this time, the status register will indicate that the part is busy.

BLOCK ERASE: A block of eight pages can be erased at one time allowing the Buffer to Main Memory Page Program without Built-in Erase command to be utilized to reduce programming times when writing large amounts of data to the device. To perform a Block Erase, an opcode of 50H must be loaded into the device, followed by four reserved bits, eight address bits (PA10-PA3), and 12 don't care bits. The eight address bits are used to specify which block of eight pages is to be erased. When a low-to-high transition occurs on the \overline{CS} pin, the part will erase the selected block of eight pages to 1s. The erase operation is internally self-timed and should take place in a maximum time of t_{BE} . During this time, the status register will indicate that the part is busy.





Block Erase Addressing

| PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 | Block |
|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Х | Х | Х | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | х | х | х | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | х | х | х | 2 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | х | х | х | 3 |
| • | • | • | • | • | • | • | • | • | • | • | • |
| • | • | • | • | • | • | • | • | • | • | • | • |
| • | • | • | • | • | • | • | • | • | • | • | • |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | х | х | Х | 252 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | х | х | Х | 253 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | х | х | х | 254 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | х | х | Х | 255 |

MAIN MEMORY PAGE PROGRAM THROUGH BUFFER:

This operation is a combination of the Buffer Write and Buffer to Main Memory Page Program with Built-in Erase operations. Data is first shifted into buffer 1 or buffer 2 from the SI pin and then programmed into a specified page in the main memory. To initiate the operation, an 8-bit opcode, 82H for buffer 1 or 85H for buffer 2, must be followed by the four reserved bits and 20 address bits. The 11 most significant address bits (PA10-PA0) select the page in the main memory where data is to be written, and the next nine address bits (BFA8-BFA0) select the first byte in the buffer to be written. After all address bits are shifted in, the part will take data from the SI pin and store it in one of the data buffers. If the end of the buffer is reached, the device will wrap around back to the beginning of the buffer. When there is a low-to-high transition on the \overline{CS} pin, the part will first erase the selected page in main memory to all 1s and then program the data stored in the buffer into the specified page in the main memory. Both the erase and the programming of the page are internally self timed and should take place in a maximum of time t_{FP}. During this time, the status register will indicate that the part is busy.

Additional Commands

MAIN MEMORY PAGE TO BUFFER TRANSFER: A page of data can be transferred from the main memory to either buffer 1 or buffer 2. To start the operation, an 8-bit opcode, 53H for buffer 1 and 55H for buffer 2, must be followed by the four reserved bits, 11 address bits (PA10-PA0) which specify the page in main memory that is to be transferred, and nine don't care bits. The \overline{CS} pin must be low while toggling the SCK pin to load the opcode, the address bits, and the don't care bits from the SI pin. The transfer of the page of data from the main memory to the buffer will begin when the \overline{CS} pin transitions from a low to a high state. During the

AT45D041A

transfer of a page of data ($t_{\rm XFR}$), the status register can be read to determine whether the transfer has been completed or not.

MAIN MEMORY PAGE TO BUFFER COMPARE: A page of data in main memory can be compared to the data in buffer 1 or buffer 2. To initiate the operation, an 8-bit opcode, 60H for buffer 1 and 61H for buffer 2, must be followed by 24 address bits consisting of the four reserved bits, 11 address bits (PA10-PA0) which specify the page in the main memory that is to be compared to the buffer, and nine don't care bits. The \overline{CS} pin must be low while toggling the SCK pin to load the opcode, the address bits, and the don't care bits from the SI pin. On the low-to-high transition of the CS pin, the 264 bytes in the selected main memory page will be compared with the 264 bytes in buffer 1 or buffer 2. During this time (t_{XFR}), the status register will indicate that the part is busy. On completion of the compare operation, bit 6 of the status register is updated with the result of the compare.

AUTO PAGE REWRITE: This mode is only needed if multiple bytes within a page or multiple pages of data are modified in a random fashion. This mode is a combination of two operations: Main Memory Page to Buffer Transfer and Buffer to Main Memory Page Program with Built-in Erase. A page of data is first transferred from the main memory to buffer 1 or buffer 2, and then the same data (from buffer 1 or buffer 2) is programmed back into its original page of main memory. To start the rewrite operation, an 8-bit opcode, 58H for buffer 1 or 59H for buffer 2, must be followed by the four reserved bits, 11 address bits (PA10-PA0) that specify the page in main memory to be rewritten, and nine additional don't care bits. When a lowto-high transition occurs on the \overline{CS} pin, the part will first transfer data from the page in main memory to a buffer and then program the data from the buffer back into same page

AT45D041A

of main memory. The operation is internally self-timed and should take place in a maximum time of $t_{\rm EP}$. During this time, the status register will indicate that the part is busy.

If a sector is programmed or reprogrammed sequentially page by page, then the programming algorithm shown in Figure 1 is recommended. Otherwise, if multiple bytes in a page or several pages are programmed randomly in a sector, then the programming algorithm shown in Figure 2 is recommended.

Operation Mode Summary

The modes described can be separated into two groups modes which make use of the Flash memory array (Group A) and modes which do not make use of the Flash memory array (Group B).

Group A modes consist of:

- 1. Main Memory Page Read
- 2. Main Memory Page to Buffer 1 (or 2) Transfer
- 3. Main Memory Page to Buffer 1 (or 2) Compare
- 4. Buffer 1 (or 2) to Main Memory Page Program with Built-in Erase
- 5. Buffer 1 (or 2) to Main Memory Page Program without Built-in Erase
- 6. Page Erase
- 7. Block Erase
- 8. Main Memory Page Program through Buffer
- 9. Auto Page Rewrite

Group B modes consist of:

- 1. Buffer 1 (or 2) Read
- 2. Buffer 1 (or 2) Write
- 3. Status Register Read

If a Group A mode is in progress (not fully completed) then another mode in Group A should not be started. However, during this time in which a Group A mode is in progress, modes in Group B can be started.

This gives the Serial DataFlash the ability to virtually accommodate a continuous data stream. While data is being programmed into main memory from buffer 1, data can be loaded into buffer 2 (or vice versa). See application note AN-4 ("Using Atmel's Serial DataFlash") for more details.

Pin Descriptions

SERIAL INPUT (SI): The SI pin is an input only pin and is used to shift data into the device. The SI pin is used for all data input including opcodes and address sequences.

SERIAL OUTPUT (SO): The SO pin is an output only pin and is used to shift data out from the device.

SERIAL CLOCK (SCK): The SCK pin is an input only pin and is used to control the flow of data to and from the DataFlash. Data is always clocked into the device on the rising edge of SCK and clocked out of the device on the falling edge of SCK.

CHIP SELECT (\overline{CS}): The DataFlash is selected when the \overline{CS} pin is low. When the device is not selected, data will not be accepted on the SI pin, and the SO pin will remain in a high impedance state. A high-to-low transition on the \overline{CS} pin is required to start an operation, and a low-to-high transition on the \overline{CS} pin is required to end an operation.

WRITE PROTECT: If the \overline{WP} pin is held low, the first 256 pages of the main memory cannot be reprogrammed. The only way to reprogram the first 256 pages is to first drive the protect pin high and then use the program commands previously mentioned. The \overline{WP} pin is internally pulled high; therefore, connection of the \overline{WP} pin is not necessary if this pin and feature will not be utilized. However, it is recommended that the \overline{WP} pin be driven high externally whenever possible.

RESET: A low state on the reset pin (RESET) will terminate the operation in progress and reset the internal state machine to an idle state. The device will remain in the reset condition as long as a low level is present on the RESET pin. Normal operation can resume once the RESET pin is brought back to a high level.

The device incorporates an internal power-on reset circuit, so there are no restrictions on the RESET pin during power-on sequences. The RESET pin is also internally pulled high; therefore, connection of the RESET pin is not necessary if this pin and feature will not be utilized. However, it is recommended that the RESET pin be driven high externally whenever possible.

READY/BUSY: This open drain output pin will be driven low when the device is busy in an internally self-timed operation. This pin, which is normally in a high state (through a 1 k Ω external pull-up resistor), will be pulled low during programming operations, compare operations, and during page-to-buffer transfers.

The busy status indicates that the Flash memory array and one of the buffers cannot be accessed; read and write operations to the other buffer can still be performed.

Power On/Reset State

When power is first applied to the device, or when recovering from a reset condition, the device will default to SPI Mode 3. In addition, the SO pin will be in a high impedance state, and a high to low transition on the \overline{CS} pin will be required to start a valid instruction. The SPI mode will be automatically selected on every falling edge of \overline{CS} by sampling the inactive clock state.





Table 1. Read Commands

| Command | SCK Mode | Opcode |
|------------------------|-------------------------------------|--------|
| Continuous Array Dood | Inactive Clock Polarity Low or High | 68H |
| Continuous Array Read | SPI Mode 0 or 3 | E8H |
| Durat Array Deed | Inactive Clock Polarity Low or High | 68H |
| Burst Array Read | SPI Mode 0 or 3 | E8H |
| Main Marnaw (Daga Daga | Inactive Clock Polarity Low or High | 52H |
| Main Memory Page Read | SPI Mode 0 or 3 | D2H |
| | Inactive Clock Polarity Low or High | 54H |
| Buffer 1 Read | SPI Mode 0 or 3 | D4H |
| Duffer O Deed | Inactive Clock Polarity Low or High | 56H |
| Buffer 2 Read | SPI Mode 0 or 3 | D6H |
| Otatua Daniatan Daard | Inactive Clock Polarity Low or High | 57H |
| Status Register Read | SPI Mode 0 or 3 | D7H |

Table 2. Program and Erase Commands

| Command | SCK Mode | Opcode |
|---|----------|--------|
| Buffer 1 Write | Any | 84H |
| Buffer 2 Write | Any | 87H |
| Buffer 1 to Main Memory Page Program with Built-in Erase | Any | 83H |
| Buffer 2 to Main Memory Page Program with Built-in Erase | Any | 86H |
| Buffer 1 to Main Memory Page Program without Built-in Erase | Any | 88H |
| Buffer 2 to Main Memory Page Program without Built-in Erase | Any | 89H |
| Page Erase | Any | 81H |
| Block Erase | Any | 50H |
| Main Memory Page Program through Buffer 1 | Any | 82H |
| Main Memory Page Program through Buffer 2 | Any | 85H |

Table 3. Additional Commands

| Command | SCK Mode | Opcode |
|---------------------------------------|----------|--------|
| Main Memory Page to Buffer 1 Transfer | Any | 53H |
| Main Memory Page to Buffer 2 Transfer | Any | 55H |
| Main Memory Page to Buffer 1 Compare | Any | 60H |
| Main Memory Page to Buffer 2 Compare | Any | 61H |
| Auto Page Rewrite through Buffer 1 | Any | 58H |
| Auto Page Rewrite through Buffer 2 | Any | 59H |

Note: In Tables 2 and 3, an SCK mode designation of "Any" denotes any one of the four modes of operation (Inactive Clock Polarity Low, Inactive Clock Polarity High, SPI Mode 0, or SPI Mode 3).

AT45D041A 🕳

AT45D041A

Table 4. Detailed Bit-level Addressing Sequence

| | | | | Ad | dres | ss B | yte | | | | | Ac | dre | ss B | yte | | | | | Ac | ldre | ss B | yte | | | |
|--------|-----------------|----------|----------|----------|----------|------|-----|-----|-----|-----|-----|-----|-----|------|-----|-----|-----|-----|-----|-----|------|------|-----|-----|-----|---|
| Opcode | Opcode | Reserved | Reserved | Reserved | Reserved | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO | BA8 | BA7 | BA6 | BA5 | BA4 | BA3 | BA2 | BA1 | BA0 | Additional Don't Care Bytes Required |
| 50H | 0 1 0 1 0 0 0 0 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | х | х | х | х | x | х | х | х | х | х | х | х | N/A |
| 52H | 0 1 0 1 0 0 1 0 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | в | в | в | В | в | в | в | в | в | 4 Bytes |
| 53H | 0 1 0 1 0 0 1 1 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | х | x | x | х | х | x | x | x | х | N/A |
| 54H | 0 1 0 1 0 1 0 0 | х | х | х | х | х | х | х | х | x | х | х | х | х | х | х | в | в | в | в | в | в | в | в | в | 1 Byte |
| 55H | 0 1 0 1 0 1 0 1 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | х | x | х | х | х | х | х | х | х | N/A |
| 56H | 0 1 0 1 0 1 1 0 | х | х | х | х | x | х | х | х | x | х | х | х | х | х | х | в | в | в | в | в | в | в | в | в | 1 Byte |
| 57H | 0 1 0 1 0 1 1 1 | | | | Ν | J/A | | | | | | | Ν | I/A | | | | | | | Ν | I/A | | | | N/A |
| 58H | 0 1 0 1 1 0 0 0 | r | r | r | r | Р | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Р | х | x | х | х | х | х | х | х | х | N/A |
| 59H | 0 1 0 1 1 0 0 1 | r | r | r | r | Р | Ρ | Ρ | Ρ | Р | Ρ | Ρ | Р | Ρ | Ρ | Ρ | х | x | х | х | х | x | х | х | х | N/A |
| 60H | 0 1 1 0 0 0 0 0 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | х | x | х | х | х | х | х | х | х | N/A |
| 61H | 0 1 1 0 0 0 0 1 | r | r | r | r | Р | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Р | Ρ | Ρ | Ρ | х | x | х | х | х | х | х | х | х | N/A |
| 68H | 0 1 1 0 1 0 0 0 | r | r | r | r | Р | Ρ | Ρ | Ρ | Р | Ρ | Ρ | Р | Ρ | Ρ | Ρ | в | в | в | в | в | в | в | в | в | 4 Bytes |
| 81H | 10000001 | r | r | r | r | Р | Ρ | Ρ | Ρ | Р | Ρ | Ρ | Р | Ρ | Ρ | Ρ | х | x | х | х | х | x | х | х | х | N/A |
| 82H | 10000010 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Р | Ρ | Ρ | Ρ | в | в | в | в | в | в | в | в | в | N/A |
| 83H | 10000011 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | х | x | х | х | х | х | х | х | х | N/A |
| 84H | 10000100 | x | х | х | х | х | х | х | х | x | х | х | x | х | х | х | в | в | в | в | в | в | в | в | в | N/A |
| 85H | 10000101 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Р | Ρ | Ρ | Ρ | в | в | в | в | в | в | в | в | в | N/A |
| 86H | 10000110 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Р | Ρ | Ρ | Ρ | Ρ | х | x | х | х | х | х | х | х | х | N/A |
| 87H | 10000111 | x | х | х | х | х | х | х | х | x | х | х | x | х | х | х | в | в | в | в | в | в | в | в | в | N/A |
| 88H | 1 0 0 0 1 0 0 0 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Р | Ρ | Ρ | Ρ | х | x | х | х | х | х | х | х | х | N/A |
| 89H | 10001001 | r | r | r | r | Ρ | Ρ | Ρ | Р | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | х | x | х | х | х | х | х | х | х | N/A |
| D2H | 1 1 0 1 0 0 1 0 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | Ρ | в | в | в | в | в | в | в | в | в | 4 Bytes |
| D4H | 1 1 0 1 0 1 0 0 | х | х | х | х | х | х | х | x | x | х | х | х | х | х | х | в | в | в | в | в | в | в | в | в | 1 Byte |
| D6H | 1 1 0 1 0 1 1 0 | x | х | х | х | х | х | х | x | x | х | х | х | х | х | х | в | в | в | в | в | в | в | в | в | 1 Byte |
| D7H | 1 1 0 1 0 1 1 1 | | | | Ν | I/A | | | | | | | Ν | I/A | | | | | | | Ν | I/A | | | | N/A |
| E8H | 1 1 1 0 1 0 0 0 | r | r | r | r | Ρ | Ρ | Ρ | Ρ | Р | Ρ | Р | Ρ | Ρ | Ρ | Ρ | в | в | в | в | в | в | в | в | в | 4 Bytes |

Note: r = Reserved Bit

P = Page Address Bit

B = Byte/Buffer Address Bit

x = Don't Care





Absolute Maximum Ratings*

| Temperature under Bias55°C to +125°C |
|---|
| Storage Temperature65°C to +150°C |
| All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V |
| All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC and AC Operating Range

| | | AT45D041A |
|---|------|---------------|
| Operating Temperature | Com. | 0°C to 70°C |
| (Case) | Ind. | -40°C to 85°C |
| V _{CC} Power Supply ⁽¹⁾ | | 4.5V to 5.5V |

Note: 1. After power is applied and V_{CC} is at the minimum specified datasheet value, the system should wait 20 ms before an operational mode is started.

DC Characteristics

| Symbol Parameter | | Condition Min | | Тур | Max | Units | |
|------------------|--|---|-----|-----|------|-------|--|
| I _{SB} | Standby Current | \overline{CS} , \overline{RESET} , $\overline{WP} = V_{CC}$, all inputs at CMOS levels | | 10 | 20 | μΑ | |
| I _{CC1} | Active Current, Read Operation | $ f = 15 \text{ MHz}; I_{\text{OUT}} = 0 \text{ mA}; $ $ V_{\text{CC}} = 5.5 \text{V} $ | | 15 | 25 | mA | |
| I _{CC2} | Active Current, Program/Erase Operation | V _{CC} = 5.5V | | 25 | 50 | mA | |
| ILI | Input Load Current | V _{IN} = CMOS levels | | | 10 | μA | |
| I _{LO} | Output Leakage Current | V _{I/O} = CMOS levels | | | 10 | μA | |
| V _{IL} | Input Low Voltage | | | | 0.8 | V | |
| V _{IH} | Input High Voltage | | 2.0 | | | V | |
| V _{OL} | Output Low Voltage | I _{OL} = 2.1 mA | | | 0.45 | V | |
| V _{OH1} | Output High Voltage | Itage I _{OH} = -400 μA 2.4 | | | V | | |
| V _{OH2} | Output High Voltage | $I_{OH} = -100 \ \mu A; \ V_{CC} = 4.5 V$ | 4.2 | | | V | |


AC Characteristics

| Symbol | Parameter | Min | Max | Units | |
|-------------------|---|-----|-----|-------|--|
| f _{scк} | SCK Frequency | | 15 | MHz | |
| f _{CAR} | SCK Frequency for Continuous Array Read | | 10 | MHz | |
| f _{BAR} | SCK Frequency for Burst Array Read | | 15 | MHz | |
| t _{wH} | SCK High Time | 30 | | ns | |
| t _{WL} | SCK Low Time | 30 | | ns | |
| t _{CS} | Minimum CS High Time | 250 | | ns | |
| t _{CSS} | CS Setup Time | 250 | | ns | |
| t _{CSH} | CS Hold Time | 250 | | ns | |
| t _{CSB} | CS High to RDY/BUSY Low | | 200 | ns | |
| t _{SU} | Data In Setup Time | 10 | | ns | |
| t _H | Data In Hold Time | 15 | | ns | |
| t _{HO} | Output Hold Time | 0 | | ns | |
| t _{DIS} | Output Disable Time | | 20 | ns | |
| t _v | Output Valid | | 25 | ns | |
| t _{BRBD} | Burst Read Boundary Delay | 1 | | μs | |
| t _{XFR} | Page to Buffer Transfer/Compare Time | | 150 | μs | |
| t _{EP} | Page Erase and Programming Time | | 20 | ms | |
| t _P | Page Programming Time | | 14 | ms | |
| t _{PE} | Page Erase Time | | 8 | ms | |
| t _{BE} | Block Erase Time | | 12 | ms | |
| t _{RST} | RESET Pulse Width | 10 | | μs | |
| t _{REC} | RESET Recovery Time | | 1 | μs | |






Input Test Waveforms and Measurement Levels



Output Test Load




AC Waveforms

Two different timing diagrams are shown below. Waveform 1 shows the SCK signal being low when \overline{CS} makes a high-to-low transition, and Waveform 2 shows the SCK signal being high when \overline{CS} makes a high-to-low transition. Both waveforms show valid timing diagrams. The setup and hold


times for the SI signal are referenced to the low-to-high transition on the SCK signal.

Waveform 1 shows timing that is also compatible with SPI Mode 0, and Waveform 2 shows timing that is compatible with SPI Mode 3.


Waveform 1 – Inactive Clock Polarity Low and SPI Mode 0



Waveform 2 – Inactive Clock Polarity High and SPI Mode 3




Reset Timing (Inactive Clock Polarity Low Shown)



Note: The \overline{CS} signal should be in the high state before the \overline{RESET} signal is deasserted.

Command Sequence for Read/Write Operations (except Status Register Read)




- Notes: 1. "r" designates bits reserved for larger densities.
 - 2. It is recommended that "r" be a logical "0" for densities of 4M bits or smaller.
 - 3. For densities larger than 4M bits, the "r" bits become the most significant Page Address bit for the appropriate density.





Write Operations

The following block diagram and waveforms illustrate the various write sequences available.



Main Memory Page Program through Buffers



Buffer Write




Buffer to Main Memory Page Program (Data from Buffer Programmed into Flash Page)



| Each transition represents | $\overline{\mathbf{X}}$ |
|----------------------------|-------------------------|
| 8 bits and 8 clock cycles | |


AT45D041A

Read Operations




The following block diagram and waveforms illustrate the various read sequences available.


Main Memory Page Read



Main Memory Page to Buffer Transfer (Data from Flash Page Read into Buffer)



Buffer Read




Each transition represents 8 bits and 8 clock cycles

n = 1st byte read n+1 = 2nd byte read






Detailed Bit-level Read Timing – Inactive Clock Polarity Low



Detailed Bit-level Read Timing – Inactive Clock Polarity Low (Continued)








Detailed Bit-level Read Timing – Inactive Clock Polarity High






BIT 2111

OF PAGE n BIT 0


OF PAGE n+1

Detailed Bit-level Read Timing – Inactive Clock Polarity High (Continued)





Detailed Bit-level Read Timing – SPI Mode 0




Continuous Array Read (Opcode: E8H)


AT45D041A

Detailed Bit-level Read Timing – SPI Mode 0 (Continued)

Main Memory Page Read (Opcode: D2H)




Status Register Read (Opcode: D7H)







Detailed Bit-level Read Timing – SPI Mode 3




Continuous Array Read (Opcode: E8H)

AT45D041A

AT45D041A


Detailed Bit-level Read Timing – SPI Mode 3 (Continued)


Main Memory Page Read (Opcode: D2H)












- Notes: 1. This type of algorithm is used for applications in which the entire array is programmed sequentially, filling the array page-bypage.
 - 2. A page can be written using either a Main Memory Page Program operation or a Buffer Write operation followed by a Buffer to Main Memory Page Program operation.
 - 3. The algorithm above shows the programming of a single page. The algorithm will be repeated sequentially for each page within the entire array.

Figure 2. Algorithm for Randomly Modifying Data



- Notes: 1. To preserve data integrity, each page of a DataFlash sector must be updated/rewritten at least once within every 10,000 cumulative page erase/program operations.
 - 2. A Page Address Pointer must be maintained to indicate which page is to be rewritten. The Auto Page Rewrite command must use the address specified by the Page Address Pointer.
 - Other algorithms can be used to rewrite portions of the Flash array. Low power applications may choose to wait until 10,000 cumulative page erase/program operations have accumulated before rewriting all pages of the sector. See application note AN-4 ("Using Atmel's Serial DataFlash") for more details.

| | | | <u> </u> | | | | | | | |
|---|------|-----|----------|-----|-----|-----|-----|-----|---------|--------|
| ſ | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2-PA0 | Sector |
| ſ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Х | 0 |
| | 0 | 0 | 0 | Х | Х | Х | Х | Х | Х | 1 |
| | 0 | 0 | 1 | х | Х | х | х | х | х | 2 |
| | 0 | 1 | Х | Х | Х | х | Х | х | Х | 3 |
| | 1 | 0 | Х | Х | Х | х | Х | х | Х | 4 |
| | 1 | 1 | Х | Х | Х | Х | Х | х | х | 5 |

Sector Addressing






Ordering Information

| f _{sck} | I _{cc} (| (mA) | | | |
|------------------|-------------------|---------|---------------|---------|-----------------|
| (MHz) | Active | Standby | Ordering Code | Package | Operation Range |
| 15 | 25 | 0.02 | AT45D041A-JC | 32J | Commercial |
| | | | AT45D041A-RC | 28R | (0°C to 70°C) |
| | | | AT45D041A-TC | 28T | |
| 15 | 25 | 0.02 | AT45D041A-JI | 32J | Industrial |
| | | | AT45D041A-RI | 28R | (-40°C to 85°C) |
| | | | AT45D041A-TI | 28T | |

| | Package Type | | |
|-----|--|--|--|
| 32J | 32-lead, Plastic J-leaded Chip Carrier Package (PLCC) | | |
| 28R | 28-lead, 0.330" Wide, Plastic Gull Wing Small Outline Package (SOIC) | | |
| 28T | 28-lead, Plastic Thin Small Outline Package (TSOP) | | |

AT45D041A

Packaging Information







Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Atmel Smart Card ICs

Scottish Enterprise Technology Park East Kilbride, Scotland G75 0QR TEL (44) 1355-357-000 FAX (44) 1355-242-743

Atmel Grenoble

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex France TEL (33) 4-7658-3000 FAX (33) 4-7658-3480

> *Fax-on-Demand* North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.