Features

- Fast Read Access Time 150 ns
- Automatic Page Write Operation
 - Internal Address and Data Latches for 64 Bytes
 - Internal Control Timer
- Fast Write Cycle Times
 - Page Write Cycle Time: 3 ms or 10 ms Maximum
 - 1 to 64-byte Page Write Operation
- Low Power Dissipation
 - 50 mA Active Current
 - 200 µA CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
 - Endurance: 10⁴ or 10⁵ Cycles
 - Data Retention: 10 Years
- Single 5V \pm 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-wide Pinout
- Full Military and Industrial Temperature Ranges
- Green (Pb/Halide-free) Packaging Option

1. Description

The AT28C256 is a high-performance electrically erasable and programmable readonly memory. Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is less than 200 μ A.

The AT28C256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA Polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's AT28C256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.



256K (32K x 8) Paged Parallel EEPROM

AT28C256







2. Pin Configurations

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect

2.1 28-lead TSOP Top View



2.3 32-pad LCC, 28-lead PLCC Top View



Note: PLCC package pins 1 and 17 are Don't Connect.

2.4 28-lead Cerdip/PDIP/Flatpack/SOIC – Top View


A14 🗔	1	28	
A12 🗔	2	27	WE WE
A7 🗔	3	26	🗖 A13
A6 🗌	4	25	🗖 A8
A5 🗔	5	24	🗖 A9
A4 🗔	6	23	🗖 A11
A3 🗔	7	22	
A2 🗔	8	21	🗖 A10
A1 🗔	9	20	
A0 🗔	10	19	1/07
I/O0	11	18	1/06
I/O1 🗔	12	17	☐ I/O5
I/O2	13	16	<u> </u>
GND 🗔	14	15	<u> </u>

2.2 28-lead PGA Top View

4	3	1	27	26
A6	A7	A14	WE	A13
5	2	28	24	25
A5	A12	VCC	A9	A8
7	6		22	23
A3	A4		OE	A11
9	8		20	21
A1	A2		CE	A10
11	10	14	16	19
I/O0	A0	GND	I/O4	I/O7
12	13	15	17	18
I/O1	I/O2	I/O3	I/O5	I/O6

2

3. Block Diagram



4. Device Operation

4.1 Read

The AT28C256 is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

4.2 Byte Write

A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

4.3 Page Write

The page write operation of the AT28C256 allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within 150 μ s (t_{BLC}) of the previous byte. If the t_{BLC} limit is exceeded the AT28C256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 - A14 inputs. For each WE high to low transition during the page write operation, A6 - A14 must be the same.

The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

4.4 DATA Polling

The AT28C256 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.





4.5 Toggle Bit

In addition to DATA Polling the AT28C256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop tog-gling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

4.6 Data Protection

If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

4.6.1 Hardware Protection

Hardware features protect against inadvertent writes to the AT28C256 in the following ways: (a) V_{CC} sense – if V_{CC} is below 3.8V (typical) the write function is inhibited; (b) V_{CC} power-on delay – once V_{CC} has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit – holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits write cycles; and (d) noise filter – pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle.

4.6.2 Software Data Protection

A software controlled data protection feature has been implemented on the AT28C256. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C256 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to "Software Data Protection" algorithm). After writing the 3-byte command sequence and after t_{WC} the entire AT28C256 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28C256. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C256 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of t_{WC} , read operations will effectively be polling operations.

4.7 Device Identification

An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to 12V \pm 0.5V and using address locations 7FC0H to 7FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

4.8 Optional Chip Erase Mode

The entire device can be erased using a 6-byte software code. Please see "Software Chip Erase" application note for details.

4 **AT28C256**

5. DC and AC Operating Range

		AT28C256-15	AT28C256-20	AT28C256-25	AT28C256-35
Operating Temperature	Ind.	-40°C - 85°C			
(Case)	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
V _{CC} Power Supply		$5V\pm10\%$	$5V\pm10\%$	$5V\pm10\%$	$5V\pm10\%$

6. Operating Modes

Mode	CE	ŌĒ	WE	I/O
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}
Write ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	X	High Z
Write Inhibit	Х	Х	V _{IH}	
Write Inhibit	Х	V _{IL}	X	
Output Disable	Х	V _{IH}	X	High Z
Chip Erase	V _{IL}	V _H ⁽³⁾	V _{IL}	High Z

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC programming waveforms.

3. $V_{H} = 12.0V \pm 0.5V.$

7. Absolute Maximum Ratings*

Temperature under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V_{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

8. DC Characteristics

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$	$V_{IN} = 0V$ to $V_{CC} + 1V$		10	μA
I _{LO}	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}	$V_{I/O} = 0V \text{ to } V_{CC}$		10	μA
	V Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$	Ind.		200	μA
I _{SB1}	V _{CC} Standby Current CMOS		Mil.		300	μA
I _{SB2}	V _{CC} Standby Current TTL	$\overline{CE} = 2.0V$ to $V_{CC} + 1V$			3	mA
I _{CC}	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA			50	mA
V _{IL}	Input Low Voltage				0.8	V
V _{IH}	Input High Voltage			2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.45	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA		2.4		V






9. AC Read Characteristics

		AT28C256-15		AT28C256-20		AT28C256-25		AT28C256-35		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay		150		200		250		350	ns
t _{CE} ⁽¹⁾	CE to Output Delay		150		200		250		350	ns
t _{OE} ⁽²⁾	OE to Output Delay	0	70	0	80	0	100	0	100	ns
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	50	0	55	0	60	0	70	ns
t _{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		0		0		0		ns


10. AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - 2. \overline{OE} may be delayed up to $t_{CE} t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} or by $t_{ACC} t_{OE}$ after an address change without impact on t_{ACC} .
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C_L = 5 pF).
 - 4. This parameter is characterized and is not 100% tested.

6

11. Input Test Waveforms and Measurement Level



12. Output Test Load



13. Pin Capacitance

f = 1 MHz, T = $25^{\circ}C^{(1)}$

Symbol	Тур	Мах	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.






14. AC Write Characteristics

Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Setup Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{cs}	Chip Select Setup Time	0		ns
t _{CH}	Chip Select Hold Time	0		ns
t _{WP}	Write Pulse Width (\overline{WE} or \overline{CE})	100		ns
t _{DS}	Data Setup Time	50		ns
t _{DH} , t _{OEH}	Data, OE Hold Time	0		ns
t _{DV}	Time to Data Valid	NR ⁽¹⁾		


Note: 1. NR = No Restriction

15. AC Write Waveforms

15.1 WE Controlled



15.2 CE Controlled




8 AT28C256

16. Page Mode Characteristics


Symbol	Parameter		Min	Max	Units
+		AT28C256		10	ms
t _{WC}	Write Cycle Time (option available)	AT28C256F		3	ms
t _{AS}	Address Setup Time		0		ns
t _{AH}	Address Hold Time		50		ns
t _{DS}	Data Setup Time		50		ns
t _{DH}	Data Hold Time		0		ns
t _{WP}	Write Pulse Width		100		ns
t _{BLC}	Byte Load Cycle Time			150	μs
t _{WPH}	Write Pulse Width High		50		ns

17. Page Mode Write Waveforms⁽¹⁾⁽²⁾




Notes: 1. A6 through A14 must specify the same page address during each high to low transition of WE (or CE).
2. OE must be high only when WE and CE are both low.

18. Chip Erase Waveforms






19. Software Data Protection Enable Algorithm⁽¹⁾



21. Software Protected Write Cycle Waveforms⁽¹⁾⁽²⁾



Notes: 1. A6 through A14 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

2. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

10 AT28C256

20. Software Data Protection Disable Algorithm⁽¹⁾

TO LAST ADDRESS


22. Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	0			ns
t _{OEH}	OE Hold Time	0			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{wR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See "AC Read Characteristics" on page 6.

23. Data Polling Waveforms




24. Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See "AC Read Characteristics" on page 6.

25. Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.





26. Normalized I_{CC} Graphs



12 **AT28C256**

0006M-PEEPR-12/09

27. Ordering Information

27.1 27.1 Military Dual Marked Package

27.1.1 AT28C256

t _{ACC}	I _{cc} (mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	50	0.3	AT28C256-15DM/883 5962-88525 14 XX ⁽¹⁾ 5962-88525 06 XX	28D6	
			AT28C256-15FM/883 5962-88525 14 ZX ⁽¹⁾ 5962-88525 06 ZX	28F	Military/883C Class B, Fully Compliant
			AT28C256-15LM/883 5962-88525 14 YX ⁽¹⁾ 5962-88525 06 YX	32L	(-55°C to 125°C)
			AT28C256-15UM/883 5962-88525 14 UX ⁽¹⁾ 5962-88525 06 UX	28U	
200	50	0.3	AT28C256-20DM/883 5962-88525 12 XX ⁽¹⁾ 5962-88525 04 XX	28D6	
			AT28C256-20FM/883 5962-88525 12 ZX ⁽¹⁾ 5962-88525 04 ZX	x ⁽¹⁾ 28F X Military/883C	Military/883C
			AT28C256-20LM/883 5962-88525 12 YX ⁽¹⁾ 5962-88525 04 YX	32L	Class B, Fully Compliant (-55°C to 125°C)
			AT28C256-20UM/883 5962-88525 12 UX ⁽¹⁾ 5962-88525 04 UX	28U	
250	50	0.3 AT28C256-25DM/883 5962-88525 11 XX ⁽¹⁾ 28D6 5962-88525 03 XX			
		AT28C256-25FM/883 5962-88525 11 ZX ⁽¹⁾ 5962-88525 03 ZX	28F	Military/883C	
		AT28C256-25LM/883 5962-88525 11 YX ⁽¹⁾ 5962-88525 03 YX	32L	Class B, Fully Compliant (-55°C to 125°C)	
			AT28C256-25UM/883 5962-88525 11 UX ⁽¹⁾ 5962-88525 03 UX	28U	

Note: 1. Where two DESC numbers apply to the Atmel ordering code apply SL815 to receive parts with the noted DESC number dual marked along with Atmel part number.





27.1.2 AT28C256E

t _{ACC}	I _{cc}	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	50	0.3	AT28C256E-15DM/883 5962-88525 16 XX ⁽¹⁾ 5962-88525 08 XX	28D6	
			AT28C256E-15FM/883 5962-88525 16 ZX ⁽¹⁾ 5962-88525 08 ZX	28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
			AT28C256E-15LM/883 5962-88525 16 YX ⁽¹⁾ 5962-88525 08 YX	32L	
			AT28C256E-15UM/883 5962-88525 16 UX ⁽¹⁾ 5962-88525 08 UX	28U	
200	50	0.3	AT28C256E-20DM/883	28D6	
			AT28C256E-20FM/883	28F	Military/883C
			AT28C256E-20LM/883	32L	Class B, Fully Compliant (-55°C to 125°C)
			AT28C256E-20UM/883	28U	
250	50	0.3	AT28C256E-25DM/883 5962-88525 13 XX ⁽¹⁾ 5962-88525 05 XX	28D6	
			5962-88525 05 XX 5962-88525 13 ZX ⁽¹⁾ 5962-88525 05 ZX	28F	Military/883C
			AT28C256E-25LM/883 5962-88525 13 YX ⁽¹⁾ 5962-88525 05 YX	32L	Class B, Fully Compliant (-55°C to 125°C)
			AT28C256E-25UM/883 5962-88525 13 UX ⁽¹⁾ 5962-88525 05 UX	28U	

Note: 1. Where two DESC numbers apply to the Atmel ordering code apply SL815 to receive parts with the noted DESC number dual marked along with Atmel part number.

27.1.3 AT28C256F

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	50	0.3	AT28C256F-15DM/883 5962-88525 15 XX ⁽³⁾ 5962-88525 07 XX	28D6	
			AT28C256F-15FM/883 5962-88525 15 ZX ⁽³⁾ 5962-88525 07 ZX	28F	Military/883C
			AT28C256F-15LM/883 5962-88525 15 YX ⁽³⁾ 5962-88525 07 YX	32L	Class B, Fully Compliant (-55°C to 125°C)
			AT28C256F-15UM/883 5962-88525 15 UX ⁽³⁾ 5962-88525 07 UX	28U	

Notes: 1. Electrical specifications for these speeds are defined by Standard Microcircuit Drawing 5962-88525.

2. SMD specifies Software Data Protection feature for device type, although Atmel product supplied to every device type in the SMD is 100% tested for this feature.

3. Where two DESC numbers apply to the Atmel ordering code apply SL815 to receive parts with the noted DESC number dual marked along with Atmel part number.

	Package Type					
28D6	28-lead, 0.600" Wide, Non-windowed, Ceramic Dual Inline Package (Cerdip)					
28F	28-lead, Non-windowed, Ceramic Bottom-brazed Flat Package (Flatpack)					
32L	32-pad, Non-windowed, Ceramic Leadless Chip Carrier (LCC)					
28U	28-pin, Ceramic Pin Grid Array (PGA)					
w	Die					
	Options					
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms					
E	High Endurance Option: Endurance = 100K Write Cycles					
F	Fast Write Option: Write Time = 3 ms					





27.2 Industrial Green Package Option (Pb/Halide-free)

27.2.1 AT28C256

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	50	0.2	AT28C256-15JU	32J	
			AT28C256-15PU	28P6	Industrial
			AT28C256-15SU	28S	(-40°C to 85°C)
			AT28C256-15TU	28T	

27.2.2 AT28C256E

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	50	0.2	AT28C256E-15JU AT28C256E-15SU AT28C256E-15TU	32J 28S 28T	Industrial (-40°C to 85°C)

27.2.3 AT28C256F

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	50	0.2	AT28C256F-15JU AT28C256F-15SU AT28C256F-15TU	32J 28S 28T	Industrial (-40°C to 85°C)


	Package Type					
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)					
28P6	28-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
28S	28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)					
28T	28-lead, Plastic Thin Small Outline Package (TSOP)					
	Options					
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms					
E	High Endurance Option: Endurance = 100K Write Cycles					
F	Fast Write Option: Write Time = 3 ms					

28. Die Products

Reference Section: Contact Atmel sales for die sales options.

29. Packaging Information


29.1 28D6 - Cerdip








29.2 28F - Flatpack




29.3 32J - PLCC








29.4 32L - LCC




29.5 28P6 – PDIP








29.6 28S - SOIC




29.7 28T – TSOP







29.8 28U - PGA





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com *Technical Support* p_eeprom@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel[®], Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.