Features

- Fast Read Access Time 70 ns
- Low Power CMOS Operation 100 $\,\mu\text{A}$ max. Standby 30 mA max. Active at 5 MHz
- JEDEC Standard Packages 32-Lead 600-mil PDIP 32-Lead 450-mil SOIC (SOP) 32-Lead PLCC 32-Lead TSOP
- 5V ± 10% Supply
- High Reliability CMOS Technology 2000V ESD Protection 200 mA Latchup Immunity
- Rapid[™]Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27C040 chip is a low-power, high-performance, 4,194,304-bit one-time programmable read only memory (OTP EPROM) organized as 512K by 8 bits. The AT27C040 requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 70 ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

Atmel's scaled CMOS technology provides low active power consumption, and fast programming. Power consumption is typically 8 mA in active mode and less than 10 μ A in standby mode. *(continued)*

Pin Configurations

Pin Name	Function
A0 - A18	Addresses
00 - 07	Outputs
CE	Chip Enable
ŌĒ	Output Enable

PLCC Top View

	A12 A16 VCC A A15 VPP A18	17	
A7 A6 A5 A4 A3	$\begin{array}{c ccccc} & A15 & VPP & A18 \\ & 4 & 2 & 32 & 3 \\ & 5 & 3 & 1 & 31 \\ & 6 \\ & 7 \\ & 8 \\ & 9 \\ \end{array}$	0 29 28 27 26 25	A14 A13 A8 A9 A11
A2 A1 A0 O0	10 11 12 13 15 17 19 14 16 18 2 02 03 05	23 24 23 22 21 0 0	A10 CE O7

PDIP, SOIC Top View

				_	
	4	\bigcirc	32	Ь	vcc
				Ľ	
A16 🗆	2		31	μ	A18
A15 🗆	3		30	P	A17
A12 🗆	4		29	Þ	A14
A7 🗆	5		28	Þ	A13
A6 🗆	6		27	Þ	A8
A5 🗆	7		26	Б	A9
A4 🗆	8		25	Þ	A11
АЗ 🗆	9		24	Þ	OE
A2 🗆	10		23	Þ	A10
A1 🗆	11		22	Þ	CE
A0 🗆	12		21	Þ	07
00 🗆	13		20	Þ	06
01 🗆	14		19	Þ	O5
02 🗆	15		18	Þ	O4
GND 🗆	16		17	Þ	O3
L					

TSOP Top View

A11 A8 A9 A14 A13 A14 A17 UU VCC UC VPP A16 C A15 A12 A12 A12 A12 A12 A12 A14 A13 UU A14 A17 UU A14 A17 UU A14 A17 UU A14 A17 UU A14 A17 UU A14 A17 UU A14 A17 UU A14 A17 UU A14 A17 UU A14 A17 UU A14 A17 UU A14 A17 UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 UU UU A14 A17 A17 UU UU A14 A17 UU UU A14 A17 A17 A14 A17 UU UU A14 A17 UU UU A14 A17 A16 A17 A17 A16 A17 A16 A17 A16 A17 A16 A17 A16 A17 A16 A17 A17 A16 A17 A17 A16 A17 A17 A16 A17 A17 A16 A17 A17 A16 A17 A17 A16 A17 A17 A17 A17 A17 A17 A17 A17 A17 A17	1 2 3 6 6 7 8 9 10 11 12 13 14 15 15	32 30 29 28 27 26 25 24 23 22 21 20 19 18 17	A10 07 05 03 02 00 A1	OE CE O6 O4 GND O1 A0 A2
^{A5} A4 린	16	18 17	A3	A2



4-Megabit (512K x 8) OTP EPROM

AT27C040

0189E-A-7/97






The AT27C040 is available in a choice of industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, SOIC (SOP), and TSOP packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems.

Atmel's AT27C040 has additional features to ensure high quality and efficient production use. The Rapid[™]Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

Switching Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Operating Modes

Mode/Pin	CE	OE	Ai	V _{PP}	Outputs
Read	V _{IL}	V _{IL}	Ai	X ⁽¹⁾	D _{OUT}
Output Disable	Х	V _{IH}	Х	Х	High Z
Standby	V _{IH}	Х	Х	Х	High Z
Rapid Program ⁽²⁾	V _{IL}	V _{IH}	Ai	V _{PP}	D _{IN}
PGM Verify	Х	V _{IL}	Ai	V _{PP}	D _{OUT}
PGM Inhibit	V _{IH}	V _{IH}	Х	V _{PP}	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	$\begin{array}{l} A9 = V_{H}^{(3)} \\ A0 = V_{IH} \text{ or } V_{IL} \\ A1 - A18 = V_{IL} \end{array}$	х	Identification Code

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to Programming Characteristics

3. $V_{H} = 12.0 \pm 0.5 V.$

4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identificaton byte and high (V_{IH}) to select the Device Code byte.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground2.0V to +14.0V $^{(1)}$
V _{PP} Supply Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



<u>AIMEL</u>

DC and AC Operating Conditions for Read Operation

			AT27C040							
		-70	-90	-12	-15					
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C					
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C					
V _{CC} Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%					

DC and Operating Characteristics for Read Operation

Symbol	Paramter	Condition	Min	Max	Units
I _{LI}	Input Load Current	$V_{IN} = 0V$ to V_{CC}		±1	μA
I _{LO}	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		±5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
I _{SB} V _{CC1} ⁽¹⁾ Standby Current	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA	
	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V		1	mA	
I _{CC}	V _{CC} Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$ CE = V _{IL}		30	mA
V _{IL}	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}


2. V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP}

AC Characteristics for Read Operation

			AT27C040								
			-7	70	-9	9 0	-*	12	-1	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{ACC} ⁽³⁾	Address to Output Delay	CE = OE = V _{IL}		70		90		120		150	ns
t _{CE} ⁽²⁾	CE to Output Delay	$\overline{OE} = V_{IL}$		70		90		120		150	ns
t _{OE} ⁽²⁾⁽³⁾	OE to Output Delay	$\overline{CE} = V_{IL}$		30		35		35		40	ns
t _{DF} ⁽⁴⁾⁽⁵⁾	OE or CE High to Output Float, whichever occurred first			20		20		30		30	ns
t _{ОН}	Output Hold from Address, CE or OE, whichever occurred first		0		0		0		0		ns

Note: 2, 3, 4, 5 - see AC Waveforms for Read Operation


AC Waveforms for Read Operation⁽¹⁾




- Notes: 1. Tiiming measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
 - 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE}.
 - 3. \overline{OE} may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
 - 4. This parameter is only sampled and is not 100% tested.
 - 5. Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels

Output Test Load





Pin Capacitance

 $(f = 1 \text{ MHz}, T = 25^{\circ}C)^{(1)}$


	Тур	Мах	Units	Conditions
C _{IN}	4	8	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





Programming Waveforms⁽¹⁾



Notes: 1. The Input Timing Reference is 0.8V for $\rm V_{IL}$ and 2.0V for $\rm V_{IH}.$

- 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C040 a 0.1 μF capacitor is required across V_{PP} and ground to supress spurious voltage transients.

DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C, V_{CC} = 6.5 \pm 0.25V, V_{PP} = 13.0 \pm 0.25V$

			Li	Limits	
Symbol	Parameter	Test Conditions	Min	Мах	Units
I _{LI}	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ
V _{IL}	Input Low Level		-0.6	0.8	V
V _{IH}	Input High Level		2.0	V _{CC} + 0.7	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V
I _{CC2}	V _{CC} Supply Current (Program and Verify)			40	mA
I _{PP2}	V _{PP} Supply Current	CE = V _{IL}		20	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V

AT27C040

AC Programming Characteristics

 $T_{A} = 25 \pm 5^{\circ}C, \ V_{CC} = 6.5 \pm 0.25V, \ V_{PP} = 13.0 \pm 0.25V$

			Lin		
Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Max	Units
t _{AS}	Address Setup Time		2		μs
t _{OES}	OE Setup Time	Input Rise and Fall Times	2		μs
t _{DS}	Data Setup Time	(10% to 90%) 20ns	2		μs
t _{AH}	Address Hold Time		0		μs
t _{DH}	Data Hold Time	Input Pulse Levels 0.45V to 2.4V	2		μs
t _{DFP}	OE High to Output Float Delay ⁽²⁾		0	130	ns
t _{VPS}	V _{PP} Setup Time	Input Timing Reference Level 0.8V to 2.0V	2		μs
t _{VCS}	V _{CC} Setup Time	0.87 10 2.07	2		μs
t _{PW}	CE Program Pulse Width ⁽³⁾	Output Timing Reference Level	95	105	μs
t _{OE}	Data Valid from $\overline{OE}^{(2)}$	Output Timing Reference Level 0.8V to 2.0V		150	ns
t _{PRT}	V _{PP} Pulse Rise Time During Programming		50		ns

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven
 — see timing diagram.

3. Program Pulse width tolerance is 100 $\mu sec \pm 5\%.$

Atmel's 27C040 Integrated Product Identification Code


	Pins							Hey Date		
Codes	A0	07	06	O5	04	O3	02	01	00	Hex Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	0B





Rapid Programming Algorithm

A 100 μ s CE pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μ s CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.





Ordering Information

	I _{CC}	(mA)					
t _{ACC} (ns)	Active Standby		Ordering Code	Package	Operation Range		
70	30	0.1	AT27C040-70JC	32J	Commercial		
			AT27C040-70PC	32P6	(0°C to 70°C)		
			AT27C040-70RC	32R			
			AT27C040-70TC	32T			
	30	0.1	AT27C040-70JI	32J	Industrial		
			AT27C040-70PI	32P6	(-40°C to 85°C)		
			AT27C040-70RI	32R			
			AT27C040-70TI	32T			
90	30	0.1	AT27C040-90JC	32J	Commercial		
			AT27C040-90PC	32P6	(0°C to 70°C)		
			AT27C040-90RC	32R			
			AT27C040-90TC	32T			
-	30	0.1	AT27C040-90JI	32J	Industrial		
			AT27C040-90PI	32P6	(-40°C to 85°C)		
			AT27C040-90RI	32R			
			AT27C040-90TI	32T			
120	30	0.1	AT27C040-12JC	32J	Commercial		
			AT27C040-12PC	32P6	(0°C to 70°C)		
			AT27C040-12RC	32R			
			AT27C040-12TC	32T			
	30	0.1	AT27C040-12JI	32J	Industrial		
			AT27C040-12PI	32P6	(-40°C to 85°C)		
			AT27C040-12RI	32R			
			AT27C040-12TI	32T			
150	30	0.1	AT27C040-15JC	32J	Commercial		
			AT27C040-15PC	32P6	(0°C to 70°C)		
			AT27C040-15RC	32R			
			AT27C040-15TC	32T			
-	30	0.1	AT27C040-15JI	32J	Industrial		
			AT27C040-15PI	32P6	(-40°C to 85°C)		
			AT27C040-15RI	32R			
			AT27C040-15TI	32T			

Package Type				
32J	32-Lead, Plastic J-Leaded Chip Carrier (PLCC)			
32P6	32-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
32R	32-Lead, 0.450" Wide, Plastic Gull Wing Small Outline (SOIC)			
32T	32-Lead, Plastic Thin Small Outline Package (TSOP)			

