Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
 - Datasheet Describes Mode 0 Operation
- 33 MHz Clock Rate
- Byte Mode and 256-byte Page Mode for Program Operations
- Sector Architecture:
 - Four Sectors with 32K Bytes Each (1M)
 - 128 Pages per Sector
- Product Identification Mode
- Low-voltage Operation

- 2.7 (V_{CC} = 2.7V to 3.6V)

- Sector Write Protection
- Write Protect (WP) Pin and Write Disable Instructions for both Hardware and Software Data Protection
- Self-timed Program Cycle (20 µs/Byte Typical)
- Self-timed Sector Erase Cycle (1 second/Sector Typical)
- Single Cycle Reprogramming (Erase and Program) for Status Register
- High Reliability
 - Endurance: 10,000 Write Cycles Typical
 - Data Retention: 20 Years
- Lead-free/Halogen-free Devices
- 8-lead JEDEC SOIC and 8-lead SAP Packages

Description

The AT25F1024A provides 1,048,576 bits of serial reprogrammable Flash memory organized as 131,072 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT25F1024A is available in a space-saving 8-lead JEDEC SOIC and 8-lead SAP packages.

The AT25F1024A is enabled through the Chip Select pin (\overline{CS}) and accessed via a 3wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All write cycles are completely self-timed.

Block Write protection for top 1/4, top 1/2 or the entire memory array is enabled by programming the status register. Separate write enable and write disable instructions are provided for additional data protection. Hardware data protection is provided via the $\overline{\text{WP}}$ pin to protect against inadvertent write attempts to the status register. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.



1Mbit High Speed SPI Serial Flash Memory

1M (131,072 x 8)

AT25F1024A

Rev. 3346G-SFLSH-7/07





Table 0-1.	Pin Configurations
------------	--------------------

Pin Name	Function		
CS	Chip Select		
SCK Serial Data Clock			
SI	Serial Data Input		
SO	Serial Data Output		
GND	Ground		
VCC	Power Supply		
WP	Write Protect		
HOLD	Suspends Serial Input		

8-lead SAP

VCC	8		CS
HOLD	7	2	SO
SCK	6	3	\overline{WP}
SI	5	4	GND

Bottom View

8-lead SOIC						
CS SO WP GND	1	8	VCC			
	2	7	HOLD			
	3	6	SCK			
	4	5	SI			

Absolute Maximum Ratings*

Operating Temperature40	0°C to +85°C
Storage Temperature65	°C to +150°C
Voltage on Any Pin with Respect to Ground1	1.0V to +5.0V
Maximum Operating Voltage	4.2V
DC Output Current	5.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2 AT25F1024A

Figure 0-1. Block Diagram








Table 0-2.Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 20.0 MHz, $V_{CC} = +3.6V$ (unless otherwise noted)

Symbol	Test Conditions	Max	Units	Conditions
C _{OUT}	Output Capacitance (SO)	8	pF	V _{OUT} = 0V
C _{IN}	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	pF	V _{IN} = 0V

Note: 1. This parameter is characterized and is not 100% tested.

Table 0-3.DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40$ to +85°C, $V_{CC} = +2.7$ to +3.6V, $T_{AC} = 0$ to +70°C, $V_{CC} = +2.7$ to +3.6V (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V _{CC}	Supply Voltage			2.7		3.6	V
I _{CC1}	Supply Current	V _{CC} = 3.6V at 33 MHz	z, SO = Open Read		10.0	17.0	mA
I _{CC2}	Supply Current	V _{CC} = 3.6V at 33 MHz	z, SO = Open Write		25.0	45.0	mA
I _{SB}	Standby Current	V_{CC} = 2.7V, \overline{CS} = V_{CC}	$V_{CC} = 2.7 V, \overline{CS} = V_{CC}$			10.0	μA
I _{IL}	Input Leakage	$V_{IN} = 0V$ to V_{CC}	-3.0		3.0	μA	
I _{OL}	Output Leakage	V_{IN} = 0V to V_{CC} , T_{AC} = 0°C to 70°C		-3.0		3.0	μA
V _{IL} ⁽¹⁾	Input Low Voltage			-0.6		V _{CC} x 0.3	V
V _{IH} ⁽¹⁾	Input High Voltage			V _{CC} x 0.7		V _{CC} + 0.5	V
V _{OL}	Output Low Voltage		I _{OL} = 0.15 mA			0.2	V
V _{OH}	Output High Voltage	$2.7V \le V_{CC} \le 3.6V$	I _{OH} = –100 μA	V _{CC} – 0.2			V

Note: 1. V_{IL} and V_{IH} max are reference only and are not tested.

Table 0-4. AC Characteristics

Applicable over recommended operating range from $T_A = -40$ to +85°C, $V_{CC} = +2.7$ to +3.6V $C_L = 1$ TTL Gate and 30 pF (unless otherwise noted)

Symbol	Parameter	Min	Тур	Max	Units
f _{SCK}	SCK Clock Frequency	0		33	MHz
t _{RI}	Input Rise Time			20	ns
t _{FI}	Input Fall Time			20	ns
t _{wH}	SCK High Time	9			ns
t _{WL}	SCK Low Time	9			ns
t _{cs}	CS High Time	25			ns
t _{css}	CS Setup Time	25			ns
t _{CSH}	CS Hold Time	10			ns
t _{SU} Data In Setup Time		5			ns
t _H Data In Hold Time		5			ns
t _{HD} Hold Setup Time		15			ns
t _{CD} Hold Time		15			ns
t _v Output Valid				9	ns
t _{HO} Output Hold Time		0			ns
t _{LZ}	Hold to Output Low Z			200	ns
t _{HZ}	Hold to Output High Z			200	ns
t _{DIS}	Output Disable Time			100	ns
t _{EC}	Erase Cycle Time per Sector			1.1	S
t _{SR}	Status Register Write Cycle Time			60	ms
t _{BPC}	Byte Program Cycle Time ⁽¹⁾		30	50	μs
Endurance ⁽²⁾			10K		Write Cycles

Notes: 1. The programming time for n bytes will be equal to n x t_{BPC} .

2. This parameter is ensured by characterization at 3.0V, $25^\circ C$ only.

3. One write cycle consists of erasing a sector, followed by programming the same sector.





1. Serial Interface Description

MASTER: The device that generates the serial clock.

SLAVE: Because the serial clock pin (SCK) is always an input, the AT25F1024A always operates as a slave.

TRANSMITTER/RECEIVER: The AT25F1024A has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

SERIAL OP-CODE: After the device is selected with \overline{CS} going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed.


INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the AT25F1024A, and the serial output pin (SO) will remain in a high impedance state until the falling edge of \overline{CS} is detected again. This will reinitialize the serial communication.

CHIP SELECT: The AT25F1024A is selected when the \overline{CS} pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state.

HOLD: The $\overline{\text{HOLD}}$ pin is used in conjunction with the $\overline{\text{CS}}$ pin to select the AT25F1024A. When the device is selected and a serial sequence is underway, $\overline{\text{HOLD}}$ can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the $\overline{\text{HOLD}}$ pin must be brought low while the SCK pin is low. To resume serial communication, the $\overline{\text{HOLD}}$ pin is brought high while the SCK pin is low (SCK may still toggle during $\overline{\text{HOLD}}$). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.

WRITE PROTECT: The AT25F1024A has a write lockout feature that can be activated by asserting the write protect pin (\overline{WP}). When the lockout feature is activated, locked-out sectors will be READ only. The write protect pin will allow normal read/write operations when held high. When the \overline{WP} is brought low and WPEN bit is "1", all write operations to the status register are inhibited. WP going low while \overline{CS} is still low will interrupt a write to the status register. If the internal status register write cycle has already been initiated, \overline{WP} going low will have no effect on any write operation to the status register. The \overline{WP} pin function is blocked when the WPEN bit in the status register is "0". This will allow the user to install the AT25F1024A in a system with the \overline{WP} pin tied to ground and still be able to write to the status register. All \overline{WP} pin functions are enabled when the WPEN bit is set to "1".

Figure 1-1. SPI Serial Interface







2. Functional Description

The AT25F1024A is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6800 type series of microcontrollers.

The AT25F1024A utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 2-1. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low transition.

Write is defined as program and/or erase in this specification. The following commands, Program, Sector Erase, Chip Erase, and WRSR are write instructions for AT25F1024A.

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Latch
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 X011	Read Data from Memory Array
PROGRAM	0000 X010	Program Data into Memory Array
SECTOR ERASE	0101 X010	Erase One Sector in Memory Array
CHIP ERASE	0110 X010	Erase All Sectors in Memory Array
RDID	0001 X101	Read Manufacturer and Product ID

Table 2-1.Instruction Set for the AT25F1024A

WRITE ENABLE (WREN): The device will power up in the write disable state when V_{CC} is applied. All write instructions must therefore be preceded by the WREN instruction.

WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the WRDI instruction disables all write commands. The WRDI instruction is independent of the status of the \overline{WP} pin.

READ STATUS REGISTER (RDSR): The RDSR instruction provides access to the status register. The Ready/Busy and write enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction. During internal write cycles, all other commands will be ignored except the RDSR instruction.

Table 2-2.	Status Register Format
------------	------------------------

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN	Х	Х	Х	BP1	BP0	WEN	RDY

8

Bit	Definition			
Bit 0 (RDY)	Bit 0 = "0" (\overline{RDY}) indicates the device is ready. Bit 0 = "1" indicates the write cycle is in progress.			
Bit 1 (WEN)	Bit $1 = "0"$ indicates the device <i>is not</i> write enabled. Bit $1 = "1"$ indicates the device is write enabled.			
Bit 2 (BP0)	See Table 2-4.			
Bit 3 (BP1) See Table 2-4.				
Bits 4-6 are 0s when device is not in an internal write cycle.				
Bit 7 (WPEN) See Table 2-5 on page 10.				
Bits 0-7 are 1s durin	Bits 0-7 are 1s during an internal write cycle.			

Table 2-3.	Read Status Register Bit Definition
------------	-------------------------------------

READ PRODUCT ID (RDID): The RDID instruction allows the user to read the manufacturer and product ID of the device. The first byte after the instruction will be the manufacturer code (1FH = ATMEL), followed by the device code, 60H.

WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection for the AT25F1024A. The AT25F1024A is divided into four sectors where the top quarter (1/4), top half (1/2), or all of the memory sectors can be protected (locked out) from write. Any of the locked-out sectors will therefore be Read only. The locked-out sector and the corresponding status register control bits are shown in Table 2-4.

The three bits, BP0, BP1, and WPEN, are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g., WREN, t_{WC} , RDSR).

	Status Register Bits		AT25F1024A	
Level	BP1	BP0	Array Addresses Locked Out	Locked-out Sector(s)
0	0	0	None	None
1(1/4)	0	1	018000 – 01FFFF	Sector 4
2(1/2)	1	0	010000 – 01FFFF	Sector 3, 4
3(All)	1	1	000000 – 01FFFF	All sectors (1 – 4)

Table 2-4.Block Write Protect Bits





The WRSR instruction also allows the user to enable or disable the Write Protect (\overline{WP}) pin through the use of the write protect enable (WPEN) bit. Hardware write protection is enabled when the \overline{WP} pin is low and the WPEN bit is "1". Hardware write protection is disabled when either the \overline{WP} pin is high or the WPEN bit is "0." When the device is hardware write protected, writes to the Status Register, including the Block Protect bits and the WPEN bit, and the locked-out sectors in the memory array are disabled. Write is only allowed to sectors of the memory which are not locked out. The WRSR instruction is self-timed to automatically erase and program BP0, BP1, and WPEN bits. In order to write the status register, the device must first be write enabled via the WREN instruction. Then, the instruction and data for the three bits are entered. During the internal write cycle, all instructions will be ignored except RDSR instructions. The AT25F1024A will automatically return to write disable state at the completion of the WRSR cycle.

Note: When the WPEN bit is hardware write protected, it cannot be changed back to "0", as long as the \overline{WP} pin is held low.

WPEN	WP	WEN	ProtectedBlocks	UnprotectedBlocks	Status Register
0	Х	0	Protected	Protected	Protected
0	х	1	Protected	Writable	Writable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writable	Protected
х	High	0	Protected	Protected	Protected
Х	High	1	Protected	Writable	Writable

Table 2-5.WPEN Operation

READ (**READ**): Reading the AT25F1024A via the SO pin requires the following sequence. After the \overline{CS} line is pulled low to select a device, the Read instruction is transmitted via the SI line followed by the byte address to be read (see Table 3-6 on page 13). Upon completion, any data on the SI line will be ignored. The data (D7-D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the \overline{CS} line should be driven high after the data comes out. The Read instruction can be continued since the byte address is automatically incremented and data will continue to be shifted out. For the AT25F1024A, when the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous Read instruction.

PROGRAM (PROGRAM): In order to program the AT25F1024A, two separate instructions must be executed. First, the device must be write enabled via the WREN instruction. Then the Program instruction can be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection Level. During an internal self-timed programming cycle, all commands will be ignored except the RDSR instruction.

The Program instruction requires the following sequence. After the \overline{CS} line is pulled low to select the device, the Program instruction is transmitted via the SI line followed by the byte address and the data (D7-D0) to be programmed (see Table 3-7 on page 14). Programming will start after the \overline{CS} pin is brought high. The low-to-high transition of the \overline{CS} pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.

The Ready/Busy status of the device can be determined by initiating a RDSR instruction. If Bit 0 = 1, the program cycle is still in progress. If Bit 0 = 0, the program cycle has ended. Only the RDSR instruction is enabled during the program cycle.

A single Program instruction programs 1 to 256 consecutive bytes within a page if it is not write protected. The starting byte could be anywhere within the page. When the end of the page is reached, the address will wrap around to the beginning of the same page. If the data to be programmed are less than a full page, the data of all other bytes on the same page will remain unchanged. If more than 256 bytes of data are provided, the address counter will roll over on the same page and the previous data provided will be replaced. The same byte cannot be reprogrammed without erasing the whole sector first. The AT25F1024A will automatically return to the write disable state at the completion of the Program cycle.

Note: If the device is not write enabled (WREN), the device will ignore the Write instruction and will return to the standby state, when \overline{CS} is brought high. A new \overline{CS} falling edge is required to re-initiate the serial communication.

Address	AT25F1024A
A _N	$A_{16} - A_0$
Don't Care Bits	A ₂₃ – A ₁₇

SECTOR ERASE (SECTOR ERASE): Before a byte can be reprogrammed, the sector which contains the byte must be erased. In order to erase the AT25F1024A, two separate instructions must be executed. First, the device must be write enabled via the WREN instruction. Then the Sector Erase instruction can be executed.

Table 1.	Sector Addresses
----------	------------------

Sector Address	AT25F1024A Sector
000000 to 007FFF	Sector 1
008000 to 00FFFF	Sector 2
010000 to 017FFF	Sector 3
018000 to 01FFFF	Sector 4


The Sector Erase instruction erases every byte in the selected sector if the sector is not locked out. Sector address is automatically determined if any address within the sector is selected. The Sector Erase instruction is internally controlled; it will automatically be timed to completion. During this time, all commands will be ignored, except RDSR instruction. The AT25F1024A will automatically return to the write disable state at the completion of the Sector Erase cycle.


CHIP ERASE (CHIP ERASE): As an alternative to the Sector Erase, the Chip Erase instruction will erase every byte in all sectors that are not locked out. First, the device must be write enabled via the WREN instruction. Then the Chip Erase instruction can be executed. The Chip Erase instruction is internally controlled; it will automatically be timed to completion. The Chip Erase cycle time typically is 3.5 seconds. During the internal erase cycle, all instructions will be ignored except RDSR. The AT25F1024A will automatically return to the write disable state at the completion of the Chip Erase cycle.






3. Timing Diagrams (for SPI Mode 0 (0, 0))











SO
















Figure 3-7. PROGRAM Timing




Figure 3-8. HOLD Timing






Figure 3-9. SECTOR ERASE Timing




14 AT25F1024A

Figure 3-10. CHIP ERASE Timing



X = Don't Care bit







Ordering Information


Ordering Code	Package	Operation Range
AT25F1024AN-10SU-2.7 AT25F1024AY4-10YU-2.7	8S1 8Y4	Lead-free/Halogen-free Industrial Temperature (–40 to 85°C)

	Package Type		
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)		
8Y4	8-lead, 6.00 mm x 4.90 mm Body, Dual Footprint, Non-leaded, Small Array Package (SAP)		
	Options		
-2.7	Low-voltage (2.7V to 3.6V)		

16 AT25F1024A

Package Drawing


8S1 – JEDEC SOIC







8Y4 – SAP



Revision History

Doc. Rev.	Date	Comments
3346G	7/2007	Implemented revision history Converted to new template





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support s_eeprom@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.