### Features

- Low-voltage Operation
- $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
- Internally Organized 131,072 x 8
- 2-wire Serial Interface
- Schmitt Triggers, Filtered Inputs for Noise Suppression
- Bi-directional Data Transfer Protocol
- 400 kHz (2.7V) and 1 MHz (5V) Clock Rate
- Write Protect Pin for Hardware and Software Data Protection
- 256-byte Page Write Mode (Partial Page Writes Allowed)
- Random and Sequential Read Modes
- Self-timed Write Cycle (5 ms Typical)
- High Reliability
  - Endurance: 100,000 Write Cycles/Page
  - Data Retention: 40 Years
- 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead LAP and 8-ball dBGA<sup>™</sup> Packages


# Description

The AT24C1024 provides 1,048,576 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 131,072 words of 8 bits each. The device's cascadable feature allows up to 2 devices to share a common 2-wire bus. The device is optimized for use in many industrial and commercial applications where lowpower and low-voltage operation are essential. The devices are available in spacesaving 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead Leadless Array (LAP) and 8-ball dBGA packages. In addition, the entire family is available in 2.7V (2.7V to 5.5V) versions.

# **Pin Configurations**

Pin Name	Function
A1	Address Input
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
NC	No Connect


#### 8-lead SOIC



#### 8-lead PDIP

		$\bigcirc$		
NC 🗆	1		8	
A1 🗆	2		7	□ WP
NC 🗆	3		6	□ SCL
GND 🗆	4		5	🗆 SDA

#### 8-lead Leadless Array



#### Bottom View

#### 8-ball dBGA

vcc	8	0	NC
WP	1	2	A1
SCL	6	3	NC
SDA	5	4	GND

Bottom View





# 2-wire Serial EEPROM

1M (131,072 x 8)

# AT24C1024

Rev. 1471I-SEEPR-7/03




### **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current 5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **Block Diagram**



# **Pin Description** SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

**SERIAL DATA (SDA):** The SDA pin is bi-directional for serial data transfer. This pin is opendrain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

**DEVICE/PAGE ADDRESSES (A1):** The A1 pin is a device address input that can be hardwired or left not connected for hardware compatibility with AT24C128/256/512. When the A1 pin is hardwired, as many as two 1024K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). When the pin is not hardwired, the default A1 is zero.

**WRITE PROTECT (WP):** The hardware Write Protect pin is useful for protecting the entire contents of the memory from inadvertent write operations. The write-protect input, when tied to GND, allows normal write operations. When WP is tied high to  $V_{CC}$ , all write operations to the memory are inhibited. If left unconnected, WP is internally pulled down to GND. Switching WP to  $V_{CC}$  prior to a write operation creates a software write-protect function.

### Memory Organization

**AT24C1024, 1024K SERIAL EEPROM:** The 1024K is internally organized as 512 pages of 256 bytes each. Random word addressing requires a 17-bit data word address.





## Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +2.7V$ .

Symbol	Test Condition	Мах	Units	Conditions
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C <sub>IN</sub>	Input Capacitance (A <sub>1</sub> , SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

## **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +2.7V$  to +5.5V,  $T_{AC} = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +2.7V$  to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V <sub>CC</sub>	Supply Voltage					5.5	V
I <sub>cc</sub>	Supply Current	$V_{\rm CC} = 5.0 V$	READ at 400 kHz			2.0	mA
I <sub>cc</sub>	Supply Current	$V_{\rm CC} = 5.0 V$	WRITE at 400 kHz			5.0	mA
		$V_{\rm CC} = 2.7 V$	$V_{IN} = V_{CC} \text{ or } V_{SS}$			3.0	μA
I <sub>SB</sub>	Standby Current	V <sub>CC</sub> = 5.5V				6.0	μA
ILI	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } V_{SS}$	$V_{IN} = V_{CC} \text{ or } V_{SS}$		0.10	3.0	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{CC} \text{ or } V_{SS}$			0.05	3.0	μA
V <sub>IL</sub>	Input Low Level <sup>(1)</sup>			-0.6		V <sub>CC</sub> x 0.3	V
V <sub>IH</sub>	Input High Level <sup>(1)</sup>			V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Level	V <sub>CC</sub> = 3.0V I <sub>OL</sub> = 2.1 mA				0.4	V

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.

4

### **AC Characteristics**

Applicable over recommended operating range from  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +2.7V$  to +5.5V,  $C_L = 100$  pF (unless otherwise noted). Test conditions are listed in Note 2.

Symbol	Parameter	Test Conditions	Min	Max	Units
£	Clask Fraguenay SCI	$4.5V \le V_{CC} \le 5.5V$		1000	
f <sub>SCL</sub>	Clock Frequency, SCL	$2.7V \leq V_{CC} \leq 5.5V$		400	kHz
+	Clock Pulse Width Low	$4.5V \le V_{CC} \le 5.5V$	0.4		
t <sub>LOW</sub>		$2.7V \leq V_{CC} \leq 5.5V$	1.3		μs
+	Clock Pulse Width High	$4.5V \le V_{CC} \le 5.5V$	0.4		110
t <sub>HIGH</sub>		$2.7V \leq V_{CC} \leq 5.5V$	0.6		μs
+	Clock Low to Data Out Valid	$4.5V \le V_{CC} \le 5.5V$	0.05	0.55	110
t <sub>AA</sub>		$2.7V \leq V_{CC} \leq 5.5V$	0.05	0.9	μs
+	Time the bus must be free before a new	$4.5V \le V_{CC} \le 5.5V$	0.5		
t <sub>BUF</sub>	transmission can start <sup>(1)</sup>	$2.7V \leq V_{CC} \leq 5.5V$	1.3		μs
t <sub>HD.STA</sub>	Start Hold Time	$4.5V \le V_{CC} \le 5.5V$	0.25		
	Start Hold Time	$2.7V \leq V_{CC} \leq 5.5V$	0.6		μs
1	Start Setup Time	$4.5V \le V_{CC} \le 5.5V$	0.25		
t <sub>SU.STA</sub>		$2.7V \leq V_{CC} \leq 5.5V$	0.6		μs
t <sub>HD.DAT</sub>	Data In Hold Time		0		μs
t <sub>SU.DAT</sub>	Data In Setup Time		100		ns
t <sub>R</sub>	Inputs Rise Time <sup>(1)</sup>			0.3	μs
		$4.5V \le V_{CC} \le 5.5V$		100	
t <sub>F</sub>	Inputs Fall Time <sup>(1)</sup>	$2.7V \le V_{CC} \le 5.5V$		300	ns
1	Stan Satur Time	$4.5V \le V_{CC} \le 5.5V$	0.25		
t <sub>SU.STO</sub>	Stop Setup Time	$2.7V \leq V_{CC} \leq 5.5V$	0.6		μs
t <sub>DH</sub>	Data Out Hold Time		50		ns
t <sub>WR</sub>	Write Cycle Time			10	ms
Endurance <sup>(1)</sup>	5.0V, 25°C, Page Mode		100K		Write Cycl

Notes: 1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

 $\begin{array}{l} \mathsf{R}_{\mathsf{L}} \mbox{ (connects to V_{\mathsf{CC}}): 1.3 k} \Omega \mbox{ (2.7V, 5V)} \\ \mbox{ Input pulse voltages: 0.3 V_{\mathsf{CC}} to 0.7 V_{\mathsf{CC}} \\ \mbox{ Input rise and fall times: $\leq\!50 ns} \\ \mbox{ Input and output timing reference voltages: 0.5 V_{\mathsf{CC}} \\ \end{array}$ 





## Device Operation

**CLOCK and DATA TRANSITIONS:** The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.

**START CONDITION:** A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition timing diagram).

**STOP CONDITION:** A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the Stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition timing diagram).

**ACKNOWLEDGE:** All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.


**STANDBY MODE:** The AT24C1024 features a low-power standby mode which is enabled: a) upon power-up and b) after the receipt of the STOP bit and the completion of any internal operations.

**MEMORY RESET:** After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by following these steps:


- 1. Clock up to 9 cycles,
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.

6

### Bus Timing (SCL: Serial Clock, SDA: Serial Data I/O)



Write Cycle Timing (SCL: Serial Clock, SDA: Serial Data I/O)




Note: 1. The write cycle time  $t_{WR}$  is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.







# **Data Validity**



# Start and Stop Definition



# Output Acknowledge



### Device Addressing

The 1024K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 1). The device address word consists of a mandatory one, zero sequence for the first five most significant bits as shown. This is common to all 2-wire EEPROM devices.

The 1024K uses the one device address bit, A1, to allow up to two devices on the same bus. The A1 bit must compare to the corresponding hardwired input pin. The A1 pin uses an internal proprietary circuit that biases it to a logic low condition if the pin is allowed to float.

The seventh bit ( $P_0$ ) of the device address is a memory page address bit. This memory page address bit is the most significant bit of the data word address that follows. The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will return to a standby state.

**DATA SECURITY:** The AT24C1024 has a hardware data protection scheme that allows the user to write-protect the entire memory when the WP pin is at  $V_{CC}$ .

### Write Operations

**BYTE WRITE:** To select a data word in the 1024K memory requires a 17-bit word address. The word address field consists of the P<sub>0</sub> bit of the device address, then the most significant word address followed by the least significant word address (refer to Figure 2)

A write operation requires the  $P_0$  bit and two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero. The addressing device, such as a microcontroller, then must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle,  $T_{WR}$ , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (refer to Figure 2).

PAGE WRITE: The 1024K EEPROM is capable of 256-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 255 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 3).

The data word address lower 8 bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 256 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten. The address "rollover" during write is from the last byte of the current page to the first byte of the same page.

**ACKNOWLEDGE POLLING:** Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.





### Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

**CURRENT ADDRESS READ:** The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "rollover" during read is from the last byte of the last memory page, to the first byte of the first page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (refer to Figure 4).

**RANDOM READ:** A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 5).

**SEQUENTIAL READ:** Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero, but does generate a following stop condition (refer to Figure 6).

#### Figure 1. Device Address

	•			•		-	-
1	0	1	0	0	A <sub>1</sub>	Po	R/W
MSB							LSB

#### Figure 2. Byte Write




Figure 3. Page Write






Figure 4. Current Address Read








#### Figure 5. Random Read



#### Figure 6. Sequential Read



# 12 AT24C1024

# **Ordering Information**

Ordering Code	Package	Operation Range
AT24C1024-10CI-2.7	8CN3	
AT24C1024C1-10CI-2.7	8CN1	Inductrial
AT24C1024-10PI-2.7	8P3	
AT24C1024W-10SI-2.7	8S2	(-40°C to 85°C)
AT24C1024-10UI-2.7	8U8	

Note: For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC Characteristics tables.


	Package Type				
8CN3	8-lead, 0.230" Wide, Leadless Array Package (LAP)				
8CN1	8-lead, 0.300" Wide, Leadless Array Package (LAP)				
8P3	8-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP)				
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)				
8U8	8-ball, die Ball Grid Array Package (dBGA)				
	Options				
-2.7	Low Voltage (2.7V to 5.5V)				






## **Packaging Information**

### 8CN3 – LAP




#### 8CN1 – LAP








#### 8P3 – PDIP



# AT24C1024


#### 8S2 – EIAJ SOIC







#### 8U8 – dBGA





#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site http://www.atmel.com

**Disclaimer:** Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel<sup>®</sup> and combinations thereof, are the registered trademarks, and dBGA<sup>TM</sup> is the trademark of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

Printed on recycled paper.