Features

- EE Reprogrammable 2,097,152 x 1-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs)
- In-System Programmable via 2-wire Bus
- Simple Interface to SRAM FPGAs
- Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera FLEX[®], APEX[™] Devices, Lucent ORCA[®] FPGAs, Xilinx XC3000[™], XC4000[™], XC5200[™], Spartan[®], Virtex[™] FPGAs
- Cascadable Read Back to Support Additional Configurators or Higher-density Arrays
- Low-power CMOS EEPROM Process
- Programmable Reset Polarity
- Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC Packages), 20-lead PLCC, 44-lead PLCC and 44-lead TQFP Packages (Pin-compatible Across Product Family)
- Emulation of Atmel's AT24CXXX Serial EEPROMs
- Available in 3.3V ± 10% LV and 5V ± 5% C Versions
- System-friendly READY Pin
- Low-power Standby Mode
- Replacement for AT17C/LV020

Description

The AT17C002 and AT17LV002 (high-density AT17 Series) FPGA Configuration EEPROMs (Configurators) provide an easy-to-use, cost-effective configuration memory for programming Field Programmable Gate Arrays. The AT17 Series is packaged in the popular 8-lead LAP, 20-lead PLCC, 44-lead PLCC and the 44-lead TQFP. The AT17 Series family uses a simple serial-access procedure to configure one or more FPGA devices. The user can select the polarity of the reset function by programming four EEPROM bytes. These devices support a write protection mode and a system-friendly READY pin, which signifies a "good" power level to the FPGA and can be used to ensure reliable system power-up.

The AT17 Series Configurators can be programmed with industry-standard programmers, Atmel's ATDH2200E Programming System and Atmel's ATDH2225 ISP Cable.



FPGA Configuration EEPROM Memory

2-megabit


AT17C002 AT17LV002






Pin Configuration


8-lead LAP




20-lead PLCC




44-lead PLCC



44-lead TQFP



Block Diagram



Device Description

The control signals for the configuration EEPROM ($\overline{\text{CE}}$, RESET/ $\overline{\text{OE}}$ and CCLK) interface directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and retrieve data from the configuration EEPROM without requiring an external intelligent controller.

The configuration EEPROM RESET/ \overline{OE} and \overline{CE} pins control the tri-state buffer on the DATA output pin and enable the address counter. When RESET/ \overline{OE} is driven High, the configuration EEPROM resets its address counter and tri-states its DATA pin. The \overline{CE} pin also controls the output of the AT17 Series Configurator. If \overline{CE} is held High after the RESET/ \overline{OE} reset pulse, the counter is disabled and the DATA output pin is tri-stated. When \overline{OE} is subsequently driven Low, the counter and the DATA output pin are enabled. When RESET/ \overline{OE} is driven High again, the address counter is reset and the DATA output pin is tri-stated, regardless of the state of \overline{CE} .

When the configurator has driven out all of its data and $\overline{\text{CEO}}$ is driven Low, the device tri-states the DATA pin to avoid contention with other configurators. Upon power-up, the address counter is automatically reset.

This is the default setting for the device. Since almost all FPGAs use RESET Low and OE High, this document will describe RESET/OE.





Pin Configurations

8 LAP Pin	20 PLCC Pin	44 TQFP Pin	44 PLCC Pin	Name	I/O	Description
1	2	40	2	DATA	I/O	Three-state DATA output for configuration. Open-collector bi-directional pin for programming.
2	4	43	5	CLK	I	Clock input. Used to increment the internal address and bit counter for reading and programming.
_	5	7	7	WP1 ⁽¹⁾	I	WRITE PROTECT (1). Used to protect portions of memory during programming. Disabled by default due to internal pull-down resistor. This input pin is not used during FPGA loading operations.
3	6	13	19	RESET/OE	I	Output Enable (active High) and RESET (active Low) when \$\overline{SER_EN}\$ is High. A Low level on \$\overline{RESET}/OE\$ resets both the address and bit counters. A High level (with \$\overline{CE}\$ Low) enables the data output driver. The logic polarity of this input is programmable as either RESET/\$\overline{OE}\$ or \$\overline{RESET}/OE\$. For most applications, RESET should be programmed active Low. This document describes the pin as \$\overline{RESET}/OE\$.
4	8	15	21	CE	ı	Chip Enable input (active Low). A Low level (with OE High) allows DCLK to increment the address counter and enables the data output driver. A High level on $\overline{\text{CE}}$ disables both the address and bit counters and forces the device into a low-power standby mode. Note that this pin will <i>not</i> enable/disable the device in the 2-wire Serial Programming mode ($\overline{\text{SER}}$ _EN Low).
5	10	18	24	GND		Ground pin. A 0.2 μF decoupling capacitor between V_{CC} and GND is recommended.
6	14	21	27	CEO	0	Chip Enable Output (active Low). This output goes Low when the address counter has reached its maximum value. In a daisy chain of AT17 Series devices, the $\overline{\text{CEO}}$ pin of one device must be connected to the $\overline{\text{CE}}$ input of the next device in the chain. It will stay Low as long as $\overline{\text{CE}}$ is low and $\overline{\text{OE}}$ is High. It will then follow $\overline{\text{CE}}$ until $\overline{\text{OEO}}$ will stay High until the entire $\overline{\text{EEPROM}}$ is read again.
				A2	I	Device selection input, A2. This is used to enable (or select) the device during programming (i.e., when SER_EN is Low). A2 has an internal pulldown resistor.
_	15	23	29	READY ⁽¹⁾	0	Open collector reset state indicator. Driven Low during power-up reset, released when power-up is complete. (Recommend a 4.7 k Ω pull-up on this pin if used).
7	17	35	41	SER_EN	I	Serial enable must be held High during FPGA loading operations. Bringing $\overline{\text{SER}}_{\text{EN}}$ Low enables the 2-wire Serial Programming Mode. For non-ISP applications, $\overline{\text{SER}}_{\text{EN}}$ should be tied to V_{CC} .
8	20	38	44	V _{CC}		+3.3V/+5V power supply pin.

Note: 1. This pin is not available on the 8-lead packages.

FPGA Master Serial Mode Summary

The I/O and logic functions of any SRAM-based FPGA are established by a configuration program. The program is loaded either automatically upon power-up, or on command, depending on the state of the FPGA mode pins. In Master Mode, the FPGA automatically loads the configuration program from an external memory. The AT17 Serial Configuration EEPROM has been designed for compatibility with the Master Serial Mode.

This document discusses the AT40K, AT40KAL and AT94KAL applications, as well as Xilinx applications.

Control of Configuration

Most connections between the FPGA device and the AT17 Serial EEPROM are simple and self-explanatory:

- The DATA output of the AT17 Series Configurator drives DIN of the FPGA devices.
- The master FPGA CCLK output drives the CLK input of the AT17 Series Configurator.
- The CEO output of any AT17 Series Configurator drives the CE input of the next Configurator in a cascade chain of EEPROMs.
- SER_EN must be connected to V_{CC} (except during ISP).
- The READY pin is available as an open-collector indicator of the device's reset status; it is driven Low while the device is in its power-on reset cycle and released (tri-stated) when the cycle is complete.

Cascading Serial Configuration EEPROMs

For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configuration memories, cascaded Configurators provide additional memory.

As the last bit from the first Configurator is read, the clock signal to the Configurator asserts its $\overline{\text{CEO}}$ output Low and disables its DATA line driver. The second Configurator recognizes the Low level on its $\overline{\text{CE}}$ input and enables its DATA output.

After configuration is complete, the address counters of all cascaded Configurators are reset if the RESET/OE on each Configurator is driven to its active (Low) level.

If the address counters are not to be reset upon completion, then the RESET/OE input can be tied to its inactive (High) level.

AT17 Series Reset Polarity

The AT17 Series Configurator allows the user to program the reset polarity as either RESET/OE or RESET/OE. This feature is supported by industry-standard programmer algorithms.

Programming Mode

The programming mode is entered by bringing $\overline{SER_EN}$ Low. In this mode the chip can be programmed by the 2-wire serial bus. The programming is done at V_{CC} supply only. Programming super voltages are generated inside the chip. The AT17C parts are read/write at 5V nominal. The AT17LV parts are read/write at 3.3V nominal.

Standby Mode


The AT17C/LV002 Series Configurator enters a low-power standby mode whenever $\overline{\text{CE}}$ is asserted High. In this mode, the Configurator consumes less than 0.5 mA of current at 5V. The output remains in a high-impedance state regardless of the state of the $\overline{\text{OE}}$ input.





Example Circuits

Figure 1. AT17 Series Device for Programming PSLI Devices




Notes: 1. Reset polarity must be set to active Low.

2. Use of the optional READY pin is not available on the AT17C/LV65/128/256 devices.

The FPGA CON/DONE output drives the CE input of the AT17 Series Configurator, while the RESET/OE input is driven by the FPGA INIT pin. This connection works under all normal circumstances, even when the user aborts the configuration before CON/DONE has gone High. A Low level on the RESET/OE input, during FPGA reset, clears the configurator's internal address pointer so that the reconfiguration starts at the beginning.

Figure 2. Drop-In Replacement of XC17/ATT17 PROMs for Xilinx/Lucent FPGA Applications




Notes: 1. Reset polarity must be set to active Low.

- 2. Use of the optional READY pin is not available on the AT17C/LV65/128/256 devices.
- 3. An internal pull-up resistor is enabled here for DONE.


For details of ISP, please refer to the "Programming Specification for Atmel's AT17 and AT17A Series FPGA Configuration EEPROMs", available on the Atmel web site, at http://www.atmel.com/atmel/acrobat/doc0437.pdf.

Figure 3. In-System Programming of AT17 Series for PSLI Applications



- Notes: 1. Reset polarity must be set to active Low.
 - 2. Use of the optional READY pin is not available on the AT17C/LV65/128/256 devices.

Figure 4. In-System Programming of AT17 Series for Xilinx/Lucent FPGA Applications



Notes: 1. Reset polarity must be set to active Low.

- 2. Use of the optional READY pin is not available on the AT17C/LV65/128/256 devices.
- 3. An internal pull-up resistor is enabled here for DONE.





Absolute Maximum Ratings*

Operating Temperature55°C to +125°C
Storage Temperature65 °C to +150 °C
Voltage on Any Pin with Respect to Ground0.1V to V _{CC} +0.5V
Supply Voltage (V _{CC})0.5V to +7.0V
Maximum Soldering Temp. (10 sec. @ 1/16 in.)260°C
ESD (R _{ZAP} = 1.5K, C _{ZAP} = 100 pF)2000V

*NOTICE:

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

Operating Conditions

			AT17	C002	AT17	LV002	
Symbol	Description		Min	Max	Min	Max	Units
	Commercial	Supply voltage relative to GND, -0°C to +70°C	4.75	5.25	3.0	3.6	V
V _{CC}	Industrial	Supply voltage relative to GND, -40°C to +85°C	4.5	5.5	3.0	3.6	V
	Military	Supply voltage relative to GND, -55°C to +125°C	4.5	5.5	3.0	3.6	V

DC Characteristics

 V_{CC} = 5V ± 5% Commercial, 5V ± 10% Industrial/Military

Symbol	Description			Max	Units
V _{IH}	High-Level Input Voltage		2.0	V _{CC}	V
V _{IL}	Low-level input voltage		0.0	0.8	V
V _{OH}	High-level Output Voltage (I _{OH} = -4 mA)		3.86		V
V _{OL}	Low-level Output Voltage (I _{OL} = +4 mA)	Commercial		0.32	V
V _{OH}	High-level Output Voltage (I _{OH} = -4 mA)	local contribut	3.76		V
V _{OL}	Low-level Output Voltage (I _{OL} = +4 mA)	Industrial		0.37	V
V _{OH}	High-level Output Voltage (I _{OH} = -4 mA)	A ATTE	3.7		V
V _{OL}	Low-level Output Voltage (I _{OL} = +4 mA)	Military		0.4	V
I _{CCA}	Supply Current, Active Mode			10	mA
IL	Input or Output Leakage Current (V _{IN} = V _{CC} or GN	ID)	-10	10	μA
		Commercial		0.5	mA
I _{CCS1}	Supply Current, Standby Mode, CMOS	Industrial/Military		0.75	mA
I _{CCS2}	Supply Current, Standby Mode, TTL	Commercial/Industrial		1	mA

DC Characteristics


 $V_{CC} = 3.3V \pm 10\%$

Symbol	Description		Min	Max	Units
V _{IH}	High-level input voltage		2.0	V _{CC}	V
V _{IL}	Low-level input voltage		0.0	0.8	V
V _{OH}	High-level Output Voltage (I _{OH} = -2.5 mA)	O a mara a maia l	2.4		V
V _{OL}	Low-level Output Voltage (I _{OL} = +3 mA)	Commercial		0.4	V
V _{OH}	High-level Output Voltage (I _{OH} = -2 mA)	la de dista	2.4		V
V _{OL}	Low-level Output Voltage (I _{OL} = +3 mA)	Industrial		0.4	V
V _{OH}	High-level Output Voltage (I _{OH} = -2 mA)	B #104	2.4		V
V _{OL}	Low-level Output Voltage (I _{OL} = +2.5 mA)	Military		0.4	V
I _{CCA}	Supply Current, Active Mode	·		5	mA
IL	Input or Output Leakage Current (V _{IN} = V _{CC} or G	GND)	-10	10	μΑ
	Overally Overant Other discounts	Commercial		200	μΑ
I _{CCS}	Supply Current, Standby Mode	Industrial/Military		200	μΑ






AC Characteristics



AC Characteristics when Cascading



AC Characteristics for AT17C002

 $V_{CC} = 5V \pm 5\%$ Commercial, $V_{CC} = 5V \pm 10\%$ Industrial/Military

		Commercial		Industria	l/Military ⁽¹⁾	
Symbol	Description	Min	Max	Min	Max	Units
T _{OE} ⁽²⁾	OE to Data Delay		30		35	ns
T _{CE} ⁽²⁾	CE to Data Delay		45		45	ns
T _{CAC} ⁽²⁾	CLK to Data Delay		50		50	ns
T _{OH}	Data Hold From $\overline{\text{CE}}$, OE or CLK	0		0		ns
T _{DF} ⁽³⁾	CE or OE to Data Float Delay		50		50	ns
T _{LC}	CLK Low Time	20		20		ns
T _{HC}	CLK High Time	20		20		ns
T _{SCE}	TE Setup Time to CLK (to guarantee proper counting)	20		25		ns
T _{HCE}	TE Hold Time from CLK (to guarantee proper counting)	0		0		ns
T _{HOE}	OE High Time (guarantees counter is reset)	20		20		ns
F _{MAX}	Maximum Input Clock Frequency	15		15		MHz

- Notes: 1. Preliminary specifications for military operating range only.
 - 2. AC test load = 50 pF.
 - 3. Float delays are measured with 5 pF AC loads. Transition is measured \pm 200 mV from steady state active levels.

AC Characteristics for AT17C002 when Cascading

 V_{CC} = 5V ± 5% Commercial/ V_{CC} = 5V ± 10% Industrial/Military

			Commercial		Industrial/Military(1)	
Symbol	Description	Min	Max	Min	Max	Units
T _{CDF} (3)	CLK to Data Float Delay		50		50	ns
T _{OCK} ⁽²⁾	CLK to CEO Delay		35		40	ns
T _{OCE} ⁽²⁾	CE to CEO Delay		35		35	ns
T _{OOE} ⁽²⁾	RESET/OE to CEO Delay		30		30	ns
F _{MAX}	Maximum Input Clock Frequency	12.5		12.5		MHz

- Notes: 1. Preliminary specifications for military operating range only.
 - 2. AC test load = 50 pF.
 - 3. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady state active levels.



AC Characteristics for AT17LV002

 $V_{CC} = 3.3V \pm 10\%$

		Comn	nercial	Industrial/Military ⁽¹⁾		
Symbol	Description	Min	Max	Min	Max	Units
T _{OE} ⁽²⁾	OE to Data Delay		50		55	ns
T _{CE} ⁽²⁾	CE to Data Delay		55		60	ns
T _{CAC} ⁽²⁾	CLK to Data Delay		55		60	ns
T _{OH}	Data Hold From CE, OE or CLK	0		0		ns
T _{DF} ⁽³⁾	CE or OE to Data Float Delay		50		50	ns
T _{LC}	CLK Low Time	25		25		ns
T _{HC}	CLK High Time	25		25		ns
T _{SCE}	CE Setup Time to CLK (to guarantee proper counting)	30		35		ns
T _{HCE}	TE Hold Time from CLK (to guarantee proper counting)	0		0		ns
T _{HOE}	OE High Time (guarantees counter is reset)	25		25		ns
F _{MAX}	Maximum Input Clock Frequency	15		10		MHz

- Notes: 1. Preliminary specifications for military operating range only.
 - 2. AC test load = 50 pF.
 - 3. Float delays are measured with 5 pF AC loads. Transition is measured \pm 200 mV from steady state active levels.

AC Characteristics for AT17LV002 when Cascading

 $V_{CC} = 3.3V \pm 10\%$

			Commercial		Industrial/Military ⁽¹⁾	
Symbol	Description	Min	Max	Min	Max	Units
T _{CDF} ⁽³⁾	CLK to Data Float Delay		50		50	ns
T _{OCK} ⁽²⁾	CLK to CEO Delay		50		55	ns
T _{OCE} ⁽²⁾	CE to CEO Delay		35		40	ns
T _{OOE} ⁽²⁾	RESET/OE to CEO Delay		35		35	ns
F _{MAX}	Maximum Input Clock Frequency	12.5		10		MHz

- Notes: 1. Preliminary specifications for military operating range only.
 - 2. AC test load = 50 pF.
 - 3. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady state active levels.

Thermal Resistance Coefficients⁽¹⁾

Package Type		θ _{JC} [°C/W]	θ _{JA} [°C/W] Airflow = 0 ft/min
Leadless Array Package (LAP)	8CN4	45	159.60
Plastic Leaded Chip Carrier (PLCC)	20J	35	90
Thin Plastic Quad Flat Package (TQFP)	44A	17	62
Plastic Leaded Chip Carrier (PLCC)	44J	15	50

Note: 1. For more information refer to the "Thermal Characteristics of Atmel's Packages", available on the Atmel web site, at http://www.atmel.com/atmel/acrobat/doc0636.pdf.





Ordering Information – 5V Devices

Memory Size	Ordering Code	Package	Operation Range	
2-Mbit	AT17C002-10CC AT17C002-10JC AT17C002-10TQC AT17C002-10BJC	8CN4 20J 44A 44J	Commercial (0°C to 70°C)	
	AT17C002-10CI AT17C002-10JI AT17C002-10TQI AT17C002-10BJI	8CN4 20J 44A 44J	Industrial (-40°C to 85°C)	


Ordering Information – 3.3V Devices

Memory Size	Ordering Code	Package	Operation Range
2-Mbit	AT17LV002-10CC AT17LV002-10JC AT17LV002-10TQC AT17LV002-10BJC	8CN4 20J 44A 44J	Commercial (0°C to 70°C)
	AT17LV002-10CI AT17LV002-10JI AT17LV002-10TQI AT17LV002-10BJI	8CN4 20J 44A 44J	Industrial (-40°C to 85°C)

	Package Type		
8CN4	8-lead, 6 mm x 6 mm x 1 mm, Leadless Array Package (LAP) – Pin-compatible with 8-lead SOIC/VOIC Packages		
20J	20-lead, Plastic J-leaded Chip Carrier (PLCC)		
44A	44-lead, Thin (1.0 mm) Plastic Quad Flat Package Carrier (TQFP)		
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)		

Packaging Information

8CN4 - LAP




11/14/01


1150 E.Cheyenne Mtn Blvd.
Colorado Springs, CO 80906 Colorado Springs, CO 8





20J - PLCC





COMMON DIMENSIONS

(Unit of Measure = mm)

	•		<u> </u>	
SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	_	4.572	
A1	2.286	_	3.048	
A2	0.508	_	_	
D	9.779	_	10.033	
D1	8.890	_	9.042	Note 2
Е	9.779	_	10.033	
E1	8.890	_	9.042	Note 2
D2/E2	7.366	_	8.382	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е		1.270 TYF)	


Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AA.
- Dimensions D1 and E1 do not include mold protrusion.
 Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

_				
O.	/()	4	(O	1

		TITLE	DRAWING NO.	REV.
<u>Almei</u>	2325 Orchard Parkway San Jose, CA 95131	20J, 20-lead, Plastic J-leaded Chip Carrier (PLCC)	20J	В

44A - TQFP



COMMON DIMENSIONS

(Unit of Measure = mm)

	,			
SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	11.75	12.00	12.25	
D1	9.90	10.00	10.10	Note 2
E	11.75	12.00	12.25	
E1	9.90	10.00	10.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.80 TYP			

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001



2325 Orchard Parkway San Jose, CA 95131 TITLE


 $\textbf{44A,} \ \, \textbf{44-lead}, \ \, \textbf{10 x 10 mm Body Size}, \ \, \textbf{1.0 mm Body Thickness}, \\ \textbf{0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)}$


DRAWING NO.	REV.
44A	В





44J - PLCC





COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	_	4.572	
A1	2.286	_	3.048	
A2	0.508	_	_	
D	17.399	-	17.653	
D1	16.510	_	16.662	Note 2
Е	17.399	_	17.653	
E1	16.510	_	16.662	Note 2
D2/E2	14.986	_	16.002	
В	0.660	_	0.813	
B1	0.330	-	0.533	
е	1.270 TYP			

Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AC.
- Dimensions D1 and E1 do not include mold protrusion.
 Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01

		TITLE	DRAWING NO.	REV.
	chard Parkway e, CA 95131	44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)	44J	В



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

Iapan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Microcontrollers

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Atmel Smart Card ICs Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 RF/Automotive
Atmel Heilbronn
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

Atmel Configurator Hotline (408) 436-4119

Atmel Configurator e-mail configurator@atmel.com

FAQ Available on web site *e-mail* literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel® is the registered trademark of Atmel.

FLEX[®] is the registered trademark of Altera Corporation; ORCA[®] is the registered of Lucent Technologies, Inc.; Spartan[®] is the registered trademark of Xilinx, Inc. XC3000[™], XC4000[™], XC5200[™] and Virtex[™] are the trademarks of Xilinx, Inc. Other terms and product names may be trademarks of others.

