SY100E160JC
SY100E160JC Datasheet
SY10E160
| Part | Datasheet |
|---|---|
SY100E160JC |
SY100E160JC (pdf) |
| Related Parts | Information |
|---|---|
SY10E160JC |
SY10E160JC |
SY10E160JZ TR |
SY10E160JZ TR |
SY10E160JZ |
SY10E160JZ |
SY100E160JZ TR |
SY100E160JZ TR |
SY100E160JZ |
SY100E160JZ |
SY10E160JC-TR |
SY10E160JC-TR |
| PDF Datasheet Preview |
|---|
| Micrel, Inc. 12-BIT PARITY GENERATOR/CHECKER SY10E160 SY1S0YE10106E0160 SY100E160 s Provides odd-HIGH parity of 12 inputs s Extended 100E VEE range of to s Output register with Shift/Hold capability s 900ps max. D to Q, /Q output s Enable control s Asynchronous Register Reset s Differential outputs s Fully compatible with industry standard 10KH, 100K ECL levels s Internal input pulldown resistors s Fully compatible with Motorola MC10E/100E160 s Available in 28-pin PLCC package BLOCK DIAGRAM D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 HOLD S-IN SHIFT CLK1 CLK2 R The SY10/100E160 are high-speed, 12-bit parity generator/checkers with differential outputs, for use in new, high-performance ECL systems. The output Q takes on a logic HIGH value only when an odd number of inputs are at a logic HIGH. A logic HIGH on the enable input EN forces the output Q to a logic LOW. An additional feature of the E160 is the output register. Two multiplexers and their associated signals control the register input by providing the option of holding present data, loading the new parity data or shifting external data in. To hold the present data, the Hold signal HOLD must be at a logic LOW level. If the HOLD signal is at a logic HIGH, the data present at the Q output is passed through the first multiplexer. Taking the Shift signal SHIFT to a logic HIGH will shift the data at the S-IN pin into the output register. If the SHIFT signal is at a logic LOW, the output of the first multiplexer is then passed through to the register. The register itself is clocked on the rising edge of CLK1 or CLK2 or both . The presence of a logic HIGH on the reset pin R forces the register output Y to a logic LOW. M9999-032006 or 408 955-1690 Micrel, Inc. SY10E160 SY100E160 PACKAGE/ORDERING INFORMATION D4 D3 D2 D1 EN VCCO Ordering Information 1 D5 D6 D7 VEE D8 D9 D10 25 24 23 22 21 20 19 PLCC TOP VIEW J28-1 5 6 7 8 9 10 11 Q VCC Y VCCO NC D11 HOLD S-IN SHIFT CLK1 CLK2 28-Pin PLCC J28-1 Part Number SY10E160JC SY10E160JCTR 2 SY100E160JC SY100E160JCTR 2 SY10E160JZ 3 SY10E160JZTR 2, 3 SY100E160JZ 3 SY100E160JZTR 2, 3 Package Type J28-1 J28-1 J28-1 J28-1 J28-1 J28-1 J28-1 J28-1 Operating Range Commercial Commercial Commercial Commercial Package Marking SY10E160JC Lead Finish Sn-Pb SY10E160JC Sn-Pb SY100E160JC Sn-Pb SY100E160JC Sn-Pb SY10E160JZ with Matte-Sn Pb-Free bar-line indicator SY10E160JZ with Matte-Sn Pb-Free bar-line indicator SY100E160JZ with Matte-Sn Pb-Free bar-line indicator SY100E160JZ with Matte-Sn Pb-Free bar-line indicator Contact factory for die availability. Dice are guaranteed at TA = 25°C, DC Electricals only. Tape and Reel. Pb-Free package is recommended for new designs. M9999-032006 or 408 955-1690 |
| More datasheets: MDM-25SH034B | DDMMY-24W7S | DCMY-13W6S-A197 | MDM-25SH027K | SY10E160JC | SY10E160JZ TR | SY10E160JZ | SY100E160JZ TR | SY100E160JZ | SY10E160JC-TR |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived SY100E160JC Datasheet file may be downloaded here without warranties.