AT25DF041A-SHF-T

AT25DF041A-SHF-T Datasheet


AT25DF041A

Part Datasheet
AT25DF041A-SHF-T AT25DF041A-SHF-T AT25DF041A-SHF-T (pdf)
Related Parts Information
AT25DF041A-MH-Y AT25DF041A-MH-Y AT25DF041A-MH-Y
AT25DF041A-SHF-B AT25DF041A-SHF-B AT25DF041A-SHF-B
AT25DF041A-SH-B AT25DF041A-SH-B AT25DF041A-SH-B
AT25DF041A-SSH-B AT25DF041A-SSH-B AT25DF041A-SSH-B
AT25DF041A-SSHF-B AT25DF041A-SSHF-B AT25DF041A-SSHF-B
AT25DF041A-SSHF-T AT25DF041A-SSHF-T AT25DF041A-SSHF-T
AT25DF041A-MHF-T AT25DF041A-MHF-T AT25DF041A-MHF-T
AT25DF041A-MH-T AT25DF041A-MH-T AT25DF041A-MH-T
AT25DF041A-SSH-T AT25DF041A-SSH-T AT25DF041A-SSH-T
AT25DF041A-SH-T AT25DF041A-SH-T AT25DF041A-SH-T
PDF Datasheet Preview
• Single 2.3V - 3.6V or 2.7V - 3.6V Supply
• Serial Peripheral Interface SPI Compatible

Supports SPI Modes 0 and 3
• 70 MHz Maximum Clock Frequency
• Flexible, Uniform Erase Architecture
4-Kbyte Blocks 32-Kbyte Blocks 64-Kbyte Blocks Full Chip Erase
• Individual Sector Protection with Global Protect/Unprotect Feature One 16-Kbyte Top Sector Two 8-Kbyte Sectors One 32-Kbyte Sector Seven 64-Kbyte Sectors
• Hardware Controlled Locking of Protected Sectors via WP pin
• Flexible Programming Options Byte/Page Program 1 to 256 Bytes Sequential Program Mode Capability
• Fast Program and Erase Times ms Typical Page Program 256 Bytes Time 50 ms Typical 4-Kbyte Block Erase Time 250 ms Typical 32-Kbyte Block Erase Time 400 ms Typical 64-Kbyte Block Erase Time
• Automatic Checking and Reporting of Erase/Program Failures
• JEDEC Standard Manufacturer and Device ID Read Methodology
• Low Power Dissipation 5 mA Active Read Current Typical 15 µA Deep Power-down Current Typical
• Endurance 100,000 Program/Erase Cycles
• Data Retention 20 Years
• Complies with Full Industrial Temperature Range
• Industry Standard Green Pb/Halide-free/RoHS Compliant Package Options 8-lead SOIC 150-mil and 208-mil Wide 8-pad Ultra Thin DFN 5 x 6 x mm
4-megabit 2.3-volt or 2.7-volt Minimum SPI Serial Flash Memory

AT25DF041A

The AT25DF041A is a serial interface Flash memory device designed for use in a wide variety of high-volume consumer-based applications in which program code is shadowed from Flash memory into embedded or external RAM for execution. The flexible erase architecture of the AT25DF041A, with its erase granularity as small as 4 Kbytes, makes it ideal for data storage as well, eliminating the need for additional data storage EEPROM devices.

The physical sectoring and the erase block sizes of the AT25DF041A have been optimized to meet the needs of today’s code and data storage applications. By optimizing the size of the physical sectors and erase blocks, the memory space can be used much more efficiently. Because certain code modules and data storage segments must reside by themselves in their own protected sectors, the wasted and unused memory space that occurs with large sectored and large block erase Flash memory devices can be greatly reduced. This increased memory space efficiency allows additional code routines and data storage segments to be added while still maintaining the same overall device density.

The AT25DF041A also offers a sophisticated method for protecting individual sectors against erroneous or malicious program and erase operations. By providing the ability to individually protect and unprotect sectors, a system can unprotect a specific sector to modify its contents while keeping the remaining sectors of the memory array securely protected. This is useful in applications where program code is patched or updated on a subroutine or module basis, or in applications where data storage segments need to be modified without running the risk of errant modifications to the program code segments. In addition to individual sector protection capabilities, the AT25DF041A incorporates Global Protect and Global Unprotect features that allow the entire memory array to be either protected or unprotected all at once. This reduces overhead during the manufacturing process since sectors do not have to be unprotected one-by-one prior to initial programming.

Specifically designed for use in 2.5-volt or 3-volt systems, the AT25DF041A supports read, program, and erase operations with a supply voltage range of 2.3V to 3.6V or 2.7V to 3.6V. No separate voltage is required for programming and erasing.
2 AT25DF041A

AT25DF041A

Pin Descriptions and Pinouts

Table Pin Descriptions

Symbol CS

SCK SI SO WP

HOLD

VCC GND

Name and Function

CHIP SELECT Asserting the CS pin selects the device. When the CS pin is deasserted, the device will be deselected and normally be placed in standby mode not Deep Power-down mode , and the SO pin will be in a high-impedance state. When the device is deselected, data will not be accepted on the SI pin.

A high-to-low transition on the CS pin is required to start an operation, and a low-to-high transition is required to end an operation. When ending an internally self-timed operation such as a program or erase cycle, the device will not enter the standby mode until the completion of the operation.

SERIAL CLOCK This pin is used to provide a clock to the device and is used to control the flow of data to and from the device. Command, address, and input data present on the SI pin is always latched on the rising edge of SCK, while output data on the SO pin is always clocked out on the falling edge of SCK.

SERIAL INPUT The SI pin is used to shift data into the device. The SI pin is used for all data input including command and address sequences. Data on the SI pin is always latched on the rising edge of SCK.

SERIAL OUTPUT The SO pin is used to shift data out from the device. Data on the SO pin is always clocked out on the falling edge of SCK.

WRITE PROTECT The WP pin controls the hardware locking feature of the device. Please refer to section “Protection Commands and Features” on page 15 for more details on protection features and the WP pin.

The WP pin is internally pulled-high and may be left floating if hardware-controlled protection will not be used. However, it is recommended that the WP pin also be externally connected to VCC whenever possible.

HOLD The HOLD pin is used to temporarily pause serial communication without deselecting or resetting the device. While the HOLD pin is asserted, transitions on the SCK pin and data on the SI pin will be ignored, and the SO pin will be in a high-impedance state.

The CS pin must be asserted, and the SCK pin must be in the low state in order for a Hold condition to start. A Hold condition pauses serial communication only and does not have an effect on internally self-timed operations such as a program or erase cycle. Please refer to section “Hold” on page 30 for additional details on the Hold operation.

The HOLD pin is internally pulled-high and may be left floating if the Hold function will not be used. However, it is recommended that the HOLD pin also be externally connected to VCC whenever possible.

DEVICE POWER SUPPLY The VCC pin is used to supply the source voltage to the device. Operations at invalid VCC voltages may produce spurious results and should not be attempted.

GROUND The ground reference for the power supply. GND should be connected to the system ground.

Asserted State

Type

Input

Input Output

Input

Input

Power

Figure 8-SOIC Top View

CS 1 SO 2 WP 3 GND 4
8 VCC 7 HOLD 6 SCK 5 SI

Figure 8-UDFN Top View
Ordering Information
Ordering Code Detail AT 2 5DF 0 4

Atmel Designator

Product Family

Device Density
04 = 4-megabit

Interface
1 = Serial

Shipping Carrier Option

B = Bulk tubes Y = Trays T = Tape and reel

Operating Voltage

Blank = 2.7V minimum 2.7V to 3.6V F = 2.3V minimum 2.3V to 3.6V

Device Grade

H = Green, NiPdAu lead finish, industrial temperature range -40°C to +85°C

Package Option

M = 8-pad, 5 x 6 x mm UDFN SS = 8-lead, wide SOIC S = 8-lead, wide SOIC

Green Package Options Pb/Halide-free/RoHS Compliant
Ordering Code

Package

Lead Finish

Operating Voltage

AT25DF041A-MH-Y AT25DF041A-MH-T
8MA1

AT25DF041A-SSH-B 8S1

AT25DF041A-SSH-T

NiPdAu
2.7V to 3.6V

AT25DF041A-SH-B 8S2

AT25DF041A-SH-T

AT25DF041A-MHF-Y AT25DF041A-MHF-T

AT25DF041A-SSHF-B AT25DF041A-SSHF-T
8MA1 8S1

NiPdAu
2.3V to 3.6V

Note The shipping carrier option code is not marked on the devices.
fSCK MHz 70 50

Operation Range

Industrial -40°C to +85°C
8MA1 8S1 8S2

Package Type 8-pad, 5 x 6 x mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat No Lead Package UDFN 8-lead, Wide, Plastic Gull Wing Small Outline Package JEDEC SOIC 8-lead, Wide, Plastic Gull Wing Small Outline Package EIAJ SOIC
36 AT25DF041A

Packaging Information
8MA1 UDFN

AT25DF041A

Pin 1 ID D

SIDE VIEW y

TOP VIEW

Pin #1 Notch R

Option B

Option A

Pin #1 Chamfer C

BOTTOM VIEW

SYMBOL A A1 b C D D2 E E2 e L y K

COMMON DIMENSIONS Unit of Measure = mm

MIN NOM MAX

NOTE

Package Drawing Contact:

TITLE 8MA1, 8-pad 5 x 6 x mm Body , Thermally Enhanced Plastic Ultra Thin Dual Flat No Lead Package UDFN
Changed part number ordering code to reflect NiPdAu lead finish. - Changed AT25DF041A-SSU to AT25DF041A-SSH. - Changed AT25DF041A-SU to AT25DF041A-SH. - Changed AT25DF041A-MU to AT25DF041A-MH.
Added lead finish details to Ordering Information table. Added 2.3V - 3.6V operating range. Changed 8M1-A MLF package to 8MA1 UDFN package. Added Ordering Code Detail.

Removed “Preliminary” designation from datasheet Changed Deep Power-Down Current values

Increased typical value from 10 µA to 15 µA Increased maximum value from 15 µA to 20 µA Updated Features section Changed tVCSL minimum from 50 µs to 70 µs Changed VPOR maximum from 2.5V to 2.2V
40 AT25DF041A

Disclaimer The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
2008 Atmel Corporation. All rights reserved. logo and combinations thereof, Everywhere You and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
More datasheets: AT25DF041A-MH-Y | AT25DF041A-SHF-B | AT25DF041A-SH-B | AT25DF041A-SSH-B | AT25DF041A-SSHF-B | AT25DF041A-SSHF-T | AT25DF041A-MHF-T | AT25DF041A-MH-T | AT25DF041A-SSH-T | AT25DF041A-SH-T


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived AT25DF041A-SHF-T Datasheet file may be downloaded here without warranties.

Datasheet ID: AT25DF041A-SHF-T 518901