AT49F1024A-45VL

AT49F1024A-45VL Datasheet


The AT49F1024A is a 5-volt-only in-system Flash memory organized as 65,536 words by 16 bits. Manufactured with Atmel’s advanced nonvolatile CMOS technology, the devices offer access times to 45 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100 µA.

Part Datasheet
AT49F1024A-45VL AT49F1024A-45VL AT49F1024A-45VL (pdf)
Related Parts Information
AT49F1024A-45VC AT49F1024A-45VC AT49F1024A-45VC
PDF Datasheet Preview
• Single-voltage Operation 5V Read 5V Reprogramming
• Fast Read Access Time 45 ns
• Internal Program Control and Timer
• 8K Word Boot Block with Lockout
• Fast Erase Cycle Time seconds
• Word-by-word Programming 10 µs/Word Typical
• Hardware Data Protection
• Data Polling for End of Program Detection
• Small 10 x 14 mm VSOP Package
• Typical 10,000 Write Cycles

The AT49F1024A is a 5-volt-only in-system Flash memory organized as 65,536 words by 16 bits. Manufactured with Atmel’s advanced nonvolatile CMOS technology, the devices offer access times to 45 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100 µA.

To allow for simple in-system reprogrammability, the AT49F1024A does not require high-input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49F1024A is performed by erasing a block of data entire chip or main memory block and then programming on a word-byword basis. The typical word programming time is a fast 10 µs. The end of a program cycle can be optionally detected by the Data Polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.
1-megabit 64K x 16 5-volt Only Flash Memory

AT49F1024A

Pin Configurations

Pin Name Function

A0 - A15

Addresses

Chip Enable

Output Enable

Write Enable

I/O0 - I/O15 Data Inputs/Outputs

No Connect

VSOP Top View Type 1
10 x 14 mm

A9 1 A10 2 A11 3 A12 4 A13 5 A14 6 A15 7 NC 8 WE 9 VCC 10 NC 11 CE 12 I/O15 13 I/O14 14 I/O13 15 I/O12 16 I/O11 17 I/O10 18 I/O9 19 I/O8 20
40 GND 39 A8 38 A7 37 A6 36 A5 35 A4 34 A3 33 A2 32 A1 31 A0 30 OE 29 I/O0 28 I/O1 27 I/O2 26 I/O3 25 I/O4 24 I/O5 23 I/O6 22 I/O7 21 GND

Block Diagram

The optional 8K word boot block section includes a reprogramming write lockout feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being erased or reprogrammed.

VCC GND

OE WE CE

ADDRESS INPUTS

OE, CE, AND WE LOGIC

Y DECODER X DECODER

DATA INPUTS/OUTPUTS I/O15 - I/O0

DATA LATCH

INPUT/OUTPUT BUFFERS

Y-GATING

MAIN MEMORY 56K WORDS

OPTIONAL BOOT BLOCK 8K WORDS

FFFFH
2000H 1FFFH
0000H

Device Operation

READ The AT49F1024A is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual line control gives designers flexibility in preventing bus contention.

CHIP ERASE When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together from the same Chip Erase command See Command Definitions table . If the boot block lockout function has been enabled, data in the boot section will not be erased. However, data in the main memory section will be erased. After a chip erase, the device will return to the read mode.

MAIN MEMORY ERASE As an alternative to the chip erase, a main memory block erase can be performed, which will erase all words not located in the boot block region to an FFFFH. Data located in the boot region will not be changed during a main memory block erase. The Main Memory Erase command is a six-bus cycle operation. The address 555H is latched on the falling edge of the sixth cycle while the 30H data input is latched on the rising edge of WE. The main memory erase starts after the rising edge of WE of the sixth cycle. Please see main memory erase cycle waveforms. The main memory erase operation is internally controlled it will automatically time to completion.

WORD PROGRAMMING Once the memory array is erased, the device is programmed to a logic “0” on a word-by-word basis. Please note that a data “0” cannot be programmed back to a “1” only erase operations can convert “0”s to “1”s. Programming is accomplished via the internal device command register and is a four-bus cycle operation please refer to the Command Definitions table . The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of WE or CE, whichever occurs last, and the data latched on the rising edge of WE or CE, whichever occurs first. Programming is completed after the specified tBP cycle time. The Data Polling feature may also be used to indicate the end of a program cycle.
AT49F1024A Ordering Information
tACC

ICC mA

Active

Standby
Ordering Code AT49F1024A-45VC

AT49F1024A-45VL

Lead Free

Package 40V

Operation Range Commercial 0° to 70° C Commercial 0° to 70° C

Package Type
40-lead, 10 mm x 14 mm, Thin Small Outline Package VSOP
12 AT49F1024A

Packaging Information 40V VSOP

PIN 1

AT49F1024A
0º ~ 8º c

Pin 1 Identifier

SEATING PLANE

GAGE PLANE

This package conforms to JEDEC reference MO-142, Variation CA. Dimensions D1 and E do not include mold protrusion. Allowable
protrusion on E is mm per side and on D1 is mm per side. Lead coplanarity is mm maximum.

COMMON DIMENSIONS Unit of Measure = mm

SYMBOL A A1 A2 D D1 E L L1 b c e

MIN NOM MAX

BASIC

BASIC

NOTE

Note 2 Note 2
2325 Orchard Parkway R San Jose, CA 95131
40V, 40-lead 10 x 14 mm Package Plastic Thin Small Outline Package, Type I VSOP
10/18/01

Atmel Corporation
2325 Orchard Parkway San Jose, CA 95131, USA Tel 1 408 441-0311 Fax 1 408 487-2600

Regional Headquarters

Europe Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel 41 26-426-5555 Fax 41 26-426-5500

Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel 852 2721-9778 Fax 852 2722-1369

Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel 81 3-3523-3551 Fax 81 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel 1 408 441-0311 Fax 1 408 436-4314

Microcontrollers 2325 Orchard Parkway San Jose, CA 95131, USA Tel 1 408 441-0311 Fax 1 408 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel 33 2-40-18-18-18 Fax 33 2-40-18-19-60

ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France Tel 33 4-42-53-60-00 Fax 33 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel 1 719 576-3300 Fax 1 719 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel 44 1355-803-000 Fax 44 1355-242-743

RF/Automotive Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel 49 71-31-67-0 Fax 49 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel 1 719 576-3300 Fax 1 719 540-1759
More datasheets: PGM0849 GR001 | AN26210A-PB | DA-70146 | 28-21SUBC/S400-A6/TR8 | B49410B2366Q000 | K5V1WH43P | K5V19023P | K5V1YE43P | K5V1RD43P | AT49F1024A-45VC


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived AT49F1024A-45VL Datasheet file may be downloaded here without warranties.

Datasheet ID: AT49F1024A-45VL 518696