MX25L25635FZ2I-10G

MX25L25635FZ2I-10G Datasheet


MX25L25635F

Part Datasheet
MX25L25635FZ2I-10G MX25L25635FZ2I-10G MX25L25635FZ2I-10G (pdf)
Related Parts Information
MX25L25635FMI-10G MX25L25635FMI-10G MX25L25635FMI-10G
PDF Datasheet Preview
MX25L25635F

MX25L25635F DATASHEET

P/N PM1738

MX25L25635F

Contents

GENERAL 6

Table Read performance PIN CONFIGURATIONS 7

PIN 7

BLOCK 8

DATA 9

Table Protected Area Table 4K-bit Secured OTP 11 Memory 12

Table Memory DEVICE 13
256Mb Address 15 Quad Peripheral Interface QPI Read 16 COMMAND 17

Table Command Write Enable 22 Write Disable 23 Read Identification 24 Release from Deep Power-down RDP , Read Electronic Signature 25 Read Electronic Manufacturer ID & Device ID 27 QPI ID Read 28

Table ID Definitions Read Status Register 29 Read Configuration Register 30

Table Configuration Write Status Register 36

Table Protection Enter 4-byte mode 40 Exit 4-byte mode 40 Read Data Bytes 41 Read Data Bytes at Higher Speed 42 Dual Output Read Mode 44 2 x I/O Read Mode 45 Quad Read Mode 46 4 x I/O Read Mode 47 4 Byte Address Command 49 Burst 51 Performance Enhance 52 Performance Enhance Mode 55 Fast 57 Sector Erase 60 Block Erase 61 Block Erase 62 Chip Erase 63

P/N PM1738

MX25L25635F

Page Program 64 4 x I/O Page Program 66 Deep Power-down 67 Enter Secured OTP 68 Exit Secured OTP 68 Read Security Register 68 Write Security Register 68

Table Security Register Write Protection Selection 70 Advanced Sector 72

Lock 73
9-35-2.SPB Lock Bit 74
9-35-3.Solid Protection 75
9-35-4.Dynamic Write Protection 77
9-35-5.Temporary Un-protect Solid write protect bit USPB 78
9-35-6.Gang Block Lock/Unlock 78
9-35-7.Sector Protection States Summary 78
9-35-8.Password Protection 79

Program/Erase 80 Erase 80 Program 80 82 No Operation 82 Software Reset-Enable RSTEN and Reset 82 Read SFDP Mode 84

Table Signature and Parameter Identification Data Values Table Parameter Table 0 JEDEC Flash Parameter Table Parameter Table 1 Macronix Flash Parameter 90

Table Reset Timing- Power Table Reset Timing- Other POWER-ON 91

ELECTRICAL 92

Table ABSOLUTE MAXIMUM Table CAPACITANCE TA = 25°C, f = Table DC CHARACTERISTICS Temperature = -40°C to 85°C, VCC = 2.7V ~ 3.6V Table AC CHARACTERISTICS Temperature = -40°C to 85°C, VCC = 2.7V ~ 3.6V OPERATING 96

Table Power-Up/Down Voltage and Timing INITIAL DELIVERY 98 ERASE AND PROGRAMMING 99

DATA 99

LATCH-UP 99
ORDERING 100

PART NAME 101

PACKAGE 102

P/N PM1738

MX25L25635F
3V 256M-BIT [x 1/x 2/x 4] CMOS SERIAL MULTI I/O FLASH MEMORY

GENERAL
• Serial Peripheral Interface compatible -- Mode 0 and Mode 3
• Single Power Supply Operation
- to volt for read, erase, and program operations
• 256Mb 268,435,456 x 1 bit structure or 134,217,728 x 2 bits two I/O mode structure or 67,108,864 x 4 bits four

I/O mode structure
• Protocol Support - Single I/O, Dual I/O and Quad I/O
• Latch-up protected to 100mA from -1V to Vcc +1V
• Low Vcc write inhibit is from 2.3V to 2.5V
• Fast read for SPI mode
- Support clock frequency up to 133MHz for all protocols - Support Fast Read, 2READ, DREAD, 4READ, QREAD instructions. - Configurable dummy cycle number for fast read operation
• Quad Peripheral Interface QPI available
• Equal Sectors with 4K byte each, or Equal Blocks with 32K byte each or Equal Blocks with 64K byte each - Any Block can be erased individually
• Programming - 256byte page buffer - Quad Input/Output page program 4PP to enhance program performance
• Typical 100,000 erase/program cycles
• 20 years data retention

SOFTWARE FEATURES
• Input Data Format
- 1-byte Command code
• Advanced Security Features
- Block lock protection The BP0-BP3 and T/B status bits define the size of the area to be protected against program and erase instructions - Advanced sector protection function Solid and Password Protect
• Additional 4K bit security OTP
- Features unique identifier - factory locked identifiable, and customer lockable
• Command Reset
• Program/Erase Suspend and Resume operation
• Electronic Identification
- JEDEC 1-byte manufacturer ID and 2-byte device ID
- RES command for 1-byte Device ID - REMS command for 1-byte manufacturer ID and 1-byte device ID
• Support Serial Flash Discoverable Parameters SFDP mode

P/N PM1738

MX25L25635F

HARDWARE FEATURES
• SCLK Input
- Serial clock input
• SI/SIO0
- Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
• SO/SIO1
- Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
• WP#/SIO2
- Hardware write protection or serial data Input/Output for 4 x I/O read mode
• RESET#/SIO3
- Hardware Reset pin or Serial input & Output for 4 x I/O read mode
• PACKAGE
- 16-pin SOP 300mil - 8-land WSON 8x6mm - All devices are RoHS Compliant and Halogen-free

P/N PM1738

MX25L25635F

MX25L25635F is 256Mb bits serial Flash memory, which is configured as 33,554,432 x 8 internally. When it is in two or four I/O mode, the structure becomes 134,217,728 bits x 2 or 67,108,864 bits x MX25L25635F feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three bus signals are a clock input SCLK , a serial data input SI , and a serial data output SO . Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# and RESET# pin become SIO0 pin, SIO1 pin, SIO2 pin and SIO3 pin for address/dummy bits input and data output.

The MX25L25635F Serial Multi I/O provides sequential read operation on whole chip.

After program/erase command is issued, auto program/ erase algorithms which program/ erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page 256 bytes basis, or word basis for erase command is executed on sector 4K-byte , block 32K-byte , or block 64K-byte , or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Advanced security features enhance the protection and security functions, please see security features section for more details.

When the device is not in operation and CS# is high, it is put in standby mode.

The MX25L25635F utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.

Table Read performance Comparison

Numbers of Dummy Cycles
ORDERING INFORMATION PART NO.

MX25L25635FMI-10G MX25L25635FZ2I-10G

CLOCK MHz TEMPERATURE

PACKAGE

Remark
-40°C~85°C
16-SOP 300mil
-40°C~85°C
8-WSON 8x6mm

P/N PM1738

MX25L25635F

PART NAME DESCRIPTION

MX 25 L 25635F Z2 I

OPTION G RoHS Compliant and Halogen-free

SPEED 10 104MHz

TEMPERATURE RANGE I Industrial -40°C to 85°C

PACKAGE M 16-SOP 300mil Z2 8-WSON 8x6mm

DENSITY & MODE 25635F 256Mb

TYPE L 3V

DEVICE 25 Serial Flash

P/N PM1738

PACKAGE INFORMATION

MX25L25635F

P/N PM1738

MX25L25635F

P/N PM1738

MX25L25635F

Added Security Register description

Modify the VIH/VIL

Modify the overshoot from VCC+1.0V or -0.5V to

VCC+2.0V or -2.0V

Added Fast Boot Sequence

Modified data retention from 10 years to 20 years

Added Data Retention

Corrected content error

Modified Chip Erase Cycle Time, tCH/tCL and tCLQX

Modified content and descriptions

Modified Min. tVSL from 500us to 800us.

Modified tCH and tCL from 9ns to 7ns.

Modified SPB Lock Register table.

Changed "ADVANCE INFORMATION" to "PRELIMINARY"
More datasheets: TRC026639 | TRC026638 | TRC026636 | TRC026635 | TRC026634 | TRC026637 | TRC026642 | DCMZ-21CA4S-N-K126 | MBRA140TR | DD1200S33KL2CB5NOSA1


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived MX25L25635FZ2I-10G Datasheet file may be downloaded here without warranties.

Datasheet ID: MX25L25635FZ2I-10G 646926