ETHER-1GQD-O4-B1
ETHER-1GQD-O4-B1 Datasheet
Encapsulates GbE frames into SONET/SDH protocol using packet-over SONET POS and simplified data link SDL Quad OC-12c POS interface to the SONET/SDH network, each OC-12c carries one GbE data channel Performs all SONET/SDH section, line, and path termination functions Support for Jumbo Ethernet packets, up to Kbytes Full packet error handling with parity error detection & error indication from Link Layer and MAC devices Robust 64-bit FIFO MAC interfaces with arbitrationd Flexible flow control at ingress & egress. Software-provisioned flow control provided through MPU interface SDRAM Controller with programmable watermark registers for buffering data & control in external memory Backpressure mechanism at ingress & egress using Ethernet flow control packets and programmable timers Motorola MPC860-compatible MPU interface for status & control
| Part | Datasheet |
|---|---|
ETHER-1GQD-O4-B1 |
ETHER-1GQD-O4-B1 (pdf) |
| PDF Datasheet Preview |
|---|
| Quad GbE Over SONET/SDH Home > Products > Intellectual Property > Lattice IP Cores > Quad GbE Over SONET/SDH Quad GbE Over SONET/SDH Overview Lattice's Quad GbE Over SONET/SDH Bridge is a hard IP Core implemented in two Lattice ORCA4E06 devices that act as a bridge between two Intel Dual-Port GbE MAC devices part number IXF1002 and an Agere System's SONET Framer device part number TADM042G5v2 . External 64Mb DRAM is also used as part of the system for buffering data and flow control purposes. The 9-page Data Sheet provides a brief description of the IP Core, its signals, and the system solution. Please consult the Lattice factory for further information. Encapsulates GbE frames into SONET/SDH protocol using packet-over SONET POS and simplified data link SDL Quad OC-12c POS interface to the SONET/SDH network, each OC-12c carries one GbE data channel Performs all SONET/SDH section, line, and path termination functions Support for Jumbo Ethernet packets, up to Kbytes Full packet error handling with parity error detection & error indication from Link Layer and MAC devices Robust 64-bit FIFO MAC interfaces with arbitrationd Flexible flow control at ingress & egress. Software-provisioned flow control provided through MPU interface SDRAM Controller with programmable watermark registers for buffering data & control in external memory Backpressure mechanism at ingress & egress using Ethernet flow control packets and programmable timers Motorola MPC860-compatible MPU interface for status & control 10/11/2011 Quad GbE Over SONET/SDH Evaluation Configurations Bitstream File ether_1gqd_o4_1_001 Evaluation Configuration Table Device Speed Grade ORCA4 PFUs/LUTs 2 ORCA4E06-1BM680I devices Bitstreams fill 2 OR4E6s Throughput Quad GbE to OC-12c POS Ordering Information Part Numbers For ORCA4:ETHER-1GQD-O4-B1 To find out how to purchase the Quad GbE Over SONET/SDH IP Core, please contact your local Lattice Sales Office. 10/11/2011 |
| More datasheets: 0600-00025 | DDMMN50PN | MS-C6-8G | KSD986YS | KSD986YSTSSTU | KSD985OSTU | KSD986OS | 73L-OV5 | 73L-OI420 | 73L-OI024 |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived ETHER-1GQD-O4-B1 Datasheet file may be downloaded here without warranties.