

IS62C256

32K x 8 LOW POWER CMOS STATIC RAM

FEATURES

- Access time: 45, 70 ns
- Low active power: 200 mW (typical)
- Low standby power
 - 250 μ W (typical) CMOS standby
 - 28 mW (typical) TTL standby
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 5V power supply

DESCRIPTION


The ISSI IS62C256 is a low power, 32,768 word by 8-bit CMOS static RAM. It is fabricated using ISSI's high-performance, low power CMOS technology.

When $\overline{CS}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 μ W (typical) at CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Select ($\overline{CS}$) input and an active LOW Output Enable ($\overline{OE}$) input. The active LOW Write Enable ($\overline{WE}$) controls both writing and reading of the memory.

The IS62C256 is pin compatible with other 32K x 8 SRAMs in plastic SOP or TSOP (Type I) package.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

28-Pin SOP

A14	1	28	VCC
A12	2	27	$\overline{WE}$
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	$\overline{OE}$
A2	8	21	A10
A1	9	20	$\overline{CS}$
A0	10	19	I/O7
I/O0	11	18	I/O6
I/O1	12	17	I/O5
I/O2	13	16	I/O4
GND	14	15	I/O3

PIN CONFIGURATION

28-Pin TSOP

$\overline{OE}$	22	21	A10
A11	23	20	$\overline{CS}$
A9	24	19	I/O7
A8	25	18	I/O6
A13	26	17	I/O5
$\overline{WE}$	27	16	I/O4
VCC	28	15	I/O3
A14	1	14	GND
A12	2	13	I/O2
A7	3	12	I/O1
A6	4	11	I/O0
A5	5	10	A0
A4	6	9	A1
A3	7	8	A2

PIN DESCRIPTIONS

A0-A14	Address Inputs
$\overline{CS}$	Chip Select Input
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input
I/O0-I/O7	Input/Output
Vcc	Power
GND	Ground

TRUTH TABLE

Mode	$\overline{WE}$	$\overline{CS}$	$\overline{OE}$	I/O Operation	Vcc Current
Not Selected (Power-down)	X	H	X	High-Z	Isb1, Isb2
Output Disabled	H	L	H	High-Z	Icc1, Icc2
Read	H	L	L	DOUT	Icc1, Icc2
Write	L	L	X	DIN	Icc1, Icc2

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	0.5	W
I _{OUT}	DC Output Current (LOW)	20	mA

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = −1.0 mA	2.4	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 2.1 mA	—	0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage ⁽¹⁾		−0.3	0.8	V
I _{LI}	Input Leakage	GND ≤ V _{IN} ≤ V _{CC}	Com. Ind.	−2 10	μA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{CC} , Outputs Disabled	Com. Ind.	−2 10	μA

Note:

1. V_{IL} = –3.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		–45 ns		–70 ns		Unit
				Min.	Max.	Min.	Max.	
I _{CC1}	V _{CC} Operating Supply Current	V _{CC} = Max., $\overline{CS}$ = V _{IL}	Com.	—	60	—	60	mA
		I _{OUT} = 0 mA, f = 0	Ind.	—	70	—	70	
I _{CC2}	V _{CC} Dynamic Operating Supply Current	V _{CC} = Max., $\overline{CS}$ = V _{IL}	Com.	—	70	—	65	mA
		I _{OUT} = 0 mA, f = f _{MAX}	Ind.	—	80	—	75	
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{CC} = Max.,	Com.	—	5	—	5	mA
		V _{IN} = V _{IH} or V _{IL} $\overline{CS}$ ≥ V _{IH} , f = 0	Ind.	—	10	—	10	
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{CC} = Max.,	Com.	—	0.5	—	0.5	mA
		$\overline{CS}$ ≥ V _{CC} – 0.2V, V _{IN} ≥ V _{CC} – 0.2V, or V _{IN} ≤ 0.2V, f = 0	Ind.	—	1.0	—	1.0	

Note:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	10	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{CC} = 5.0V.

DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V _{DR}	V _{CC} for retention of data		2.0	—	V
I _{DR1}	Data retention current	V _{DR} = 3.0V, T _A = 0°C to +25°C	—	200	μA
I _{DR2}	Data retention current	V _{DR} = 3.0V, T _A = 0°C to +70°C	—	200	μA

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-45 ns		-70 ns		Unit
		Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	45	—	70	—	ns
t _{AA}	Address Access Time	—	45	—	70	ns
t _{OH}	Output Hold Time	2	—	2	—	ns
t _{ACS}	$\overline{\text{CS}}$ Access Time	—	45	—	70	ns
t _{DOE}	$\overline{\text{OE}}$ Access Time	—	25	—	35	ns
t _{LZOE} ⁽²⁾	$\overline{\text{OE}}$ to Low-Z Output	0	—	0	—	ns
t _{HZOE} ⁽²⁾	$\overline{\text{OE}}$ to High-Z Output	0	20	0	25	ns
t _{LZCS} ⁽²⁾	$\overline{\text{CS}}$ to Low-Z Output	3	—	3	—	ns
t _{HZCS} ⁽²⁾	$\overline{\text{CS}}$ to High-Z Output	0	20	0	25	ns
t _{PU} ⁽³⁾	$\overline{\text{CS}}$ to Power-Up	0	—	0	—	ns
t _{PD} ⁽³⁾	$\overline{\text{CS}}$ to Power-Down	—	30	—	50	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1.






Figure 2.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2)READ CYCLE NO. 2^(1,3)**Notes:**


1. $\overline{WE}$ is HIGH for a Read Cycle.
2. The device is continuously selected. $\overline{OE}$, $\overline{CS} = V_{IL}$.
3. Address is valid prior to or coincident with $\overline{CS}$ LOW transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)



Symbol	Parameter	-45 ns		-70ns		Unit
		Min.	Max.	Min.	Max.	
t_{WC}	Write Cycle Time	45	—	70	—	ns
t_{SCS}	$\overline{CS}$ to Write End	35	—	60	—	ns
t_{AW}	Address Setup Time to Write End	25	—	60	—	ns
t_{HA}	Address Hold from Write End	0	—	0	—	ns
t_{SA}	Address Setup Time	0	—	0	—	ns
$t_{PWE^{(4)}}$	$\overline{WE}$ Pulse Width	25	—	55	—	ns
t_{SD}	Data Setup to Write End	20	—	30	—	ns
t_{HD}	Data Hold from Write End	0	—	0	—	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of $\overline{CS}$ LOW and $\overline{WE}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
4. Tested with $\overline{OE}$ HIGH.

AC WAVEFORMS**WRITE CYCLE NO. 1** ($\overline{CS}$ Controlled, $\overline{OE}$ is HIGH or LOW) ⁽¹⁾

AC WAVEFORMS

WRITE CYCLE NO. 2 ($\overline{OE}$ is HIGH During Write Cycle) ^(1,2)WRITE CYCLE NO. 3 ($\overline{OE}$ is LOW During Write Cycle) ⁽¹⁾

Notes:

1. The internal write time is defined by the overlap of $\overline{CS}$ LOW and $\overline{WE}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
2. I/O will assume the High-Z state if $\overline{OE} = V_{IH}$.

ORDERING INFORMATION**Commerical Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
45	IS62C256-45T	TSOP
	IS62C256-45U	Plastic SOP
70	IS62C256-70T	TSOP
	IS62C256-70U	Plastic SOP

ORDERING INFORMATION**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
45	IS62C256-45TI	TSOP
	IS62C256-45UI	Plastic SOP
70	IS62C256-70TI	TSOP
	IS62C256-70UI	Plastic SOP

ISSI®***Integrated Silicon Solution, Inc.***

2231 Lawson Lane
Santa Clara, CA 95054
Tel: 1-800-379-4774
Fax: (408) 588-0806
E-mail: sales@issi.com
www.issi.com